* [RFC PATCH 0/2] Support caching of higher page table level entries
@ 2011-02-14 17:39 Catalin Marinas
0 siblings, 0 replies; only message in thread
From: Catalin Marinas @ 2011-02-14 17:39 UTC (permalink / raw)
To: linux-arm-kernel
Newer processors like Cortex-A15 may cache entries in the higher page
table levels. These cached entries are ASID-tagged and are invalidated
during normal TLB operations.
This causing problems in two areas: context switching and page tables
freeing. The patches in this series contain a more detailed explanation
of the failing scenarios.
Catalin Marinas (2):
ARMv7: Use a reserved TTB rather than ASID 0 during context switch
ARMv7: Invalidate the TLB before freeing page tables
arch/arm/include/asm/tlb.h | 17 +++++++++++++++--
arch/arm/include/asm/tlbflush.h | 16 +++++++++++-----
arch/arm/kernel/head.S | 3 +++
arch/arm/kernel/smp_tlb.c | 11 ++++++-----
arch/arm/mm/proc-v7.S | 11 +++++++----
5 files changed, 42 insertions(+), 16 deletions(-)
--
Catalin
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2011-02-14 17:39 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2011-02-14 17:39 [RFC PATCH 0/2] Support caching of higher page table level entries Catalin Marinas
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox