From: Catalin Marinas <catalin.marinas@arm.com>
To: Jeremy Linton <jeremy.linton@arm.com>
Cc: john.garry@huawei.com, Will Deacon <will.deacon@arm.com>,
Shaokun Zhang <zhangshaokun@hisilicon.com>,
qiuzhenfa@hisilicon.com, guohanjun@huawei.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 2/2] arm64: cacheinfo: Update cache_line_size detected from PPTT
Date: Sat, 27 Apr 2019 17:12:44 +0100 [thread overview]
Message-ID: <20190427161243.6674yszyflgjqbhc@mbp> (raw)
In-Reply-To: <8d9b4fcd-23be-be06-6afa-8cabb1e889c2@arm.com>
On Fri, Apr 26, 2019 at 12:18:33PM -0500, Jeremy Linton wrote:
> On 4/25/19 8:40 PM, Shaokun Zhang wrote:
> > cache_line_size is derived from CTR_EL0.CWG field and is called mostly
> > for I/O device drivers. For HiSilicon certain plantform, like the
>
> But there are core users too? Thinkgs like blk-mq, the trace ring buffer,
> iommu/iova, slub/slab.
cache_line_size() is indeed used in the core parts of the kernel, for
example when passing SLAB_HWCACHE_ALIGN on kmem_cache creation. Its
meaning is performance rather than coherency as we use ARCH_DMA_MINALIGN
for the latter.
> And a quick look seems to indicate a number of those
> users are going to be checking the cache line size before the cachinfo is
> populated (it happens fairly late via device_initcall() and a hp notifier).
> Is it going to be a problem if the value changes?
That's a good point. At a quick look I didn't see anything that would be
affected by a non-constant cache_line_size().
--
Catalin
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-04-27 16:12 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-26 1:40 [PATCH 1/2] ACPI/PPTT: Add variable to record max cache line size Shaokun Zhang
2019-04-26 1:40 ` [PATCH 2/2] arm64: cacheinfo: Update cache_line_size detected from PPTT Shaokun Zhang
2019-04-26 17:18 ` Jeremy Linton
2019-04-27 16:12 ` Catalin Marinas [this message]
2019-04-29 11:12 ` Sudeep Holla
2019-04-29 11:06 ` Sudeep Holla
2019-04-27 16:16 ` Catalin Marinas
2019-04-30 1:32 ` Zhangshaokun
2019-04-26 17:02 ` [PATCH 1/2] ACPI/PPTT: Add variable to record max cache line size Jeremy Linton
2019-04-29 11:26 ` Sudeep Holla
2019-04-30 2:19 ` Zhangshaokun
2019-04-30 2:13 ` Zhangshaokun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190427161243.6674yszyflgjqbhc@mbp \
--to=catalin.marinas@arm.com \
--cc=guohanjun@huawei.com \
--cc=jeremy.linton@arm.com \
--cc=john.garry@huawei.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=qiuzhenfa@hisilicon.com \
--cc=will.deacon@arm.com \
--cc=zhangshaokun@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox