* [PATCH] counter: stm32-timer-cnt: Add check for clk_enable()
@ 2024-11-03 18:25 Jiasheng Jiang
2024-11-04 14:24 ` William Breathitt Gray
0 siblings, 1 reply; 2+ messages in thread
From: Jiasheng Jiang @ 2024-11-03 18:25 UTC (permalink / raw)
To: fabrice.gasnier, wbg, mcoquelin.stm32, alexandre.torgue,
Jonathan.Cameron, benjamin.gaignard, gregkh
Cc: linux-iio, linux-stm32, linux-arm-kernel, linux-kernel,
Jiasheng Jiang
From: Jiasheng Jiang <jiashengjiangcool@outlook.com>
Add check for the return value of clk_enable() in order to catch the
potential exception.
Fixes: c5b8425514da ("counter: stm32-timer-cnt: add power management support")
Fixes: ad29937e206f ("counter: Add STM32 Timer quadrature encoder")
Signed-off-by: Jiasheng Jiang <jiashengjiangcool@outlook.com>
---
drivers/counter/stm32-timer-cnt.c | 12 +++++++++---
1 file changed, 9 insertions(+), 3 deletions(-)
diff --git a/drivers/counter/stm32-timer-cnt.c b/drivers/counter/stm32-timer-cnt.c
index 186e73d6ccb4..0593c9b73992 100644
--- a/drivers/counter/stm32-timer-cnt.c
+++ b/drivers/counter/stm32-timer-cnt.c
@@ -214,11 +214,15 @@ static int stm32_count_enable_write(struct counter_device *counter,
{
struct stm32_timer_cnt *const priv = counter_priv(counter);
u32 cr1;
+ int ret;
if (enable) {
regmap_read(priv->regmap, TIM_CR1, &cr1);
- if (!(cr1 & TIM_CR1_CEN))
- clk_enable(priv->clk);
+ if (!(cr1 & TIM_CR1_CEN)) {
+ ret = clk_enable(priv->clk);
+ if (ret)
+ return ret;
+ }
regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN,
TIM_CR1_CEN);
@@ -816,7 +820,9 @@ static int __maybe_unused stm32_timer_cnt_resume(struct device *dev)
return ret;
if (priv->enabled) {
- clk_enable(priv->clk);
+ ret = clk_enable(priv->clk);
+ if (ret)
+ return ret;
/* Restore registers that may have been lost */
regmap_write(priv->regmap, TIM_SMCR, priv->bak.smcr);
--
2.25.1
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] counter: stm32-timer-cnt: Add check for clk_enable()
2024-11-03 18:25 [PATCH] counter: stm32-timer-cnt: Add check for clk_enable() Jiasheng Jiang
@ 2024-11-04 14:24 ` William Breathitt Gray
0 siblings, 0 replies; 2+ messages in thread
From: William Breathitt Gray @ 2024-11-04 14:24 UTC (permalink / raw)
To: Jiasheng Jiang
Cc: fabrice.gasnier, mcoquelin.stm32, alexandre.torgue,
Jonathan.Cameron, benjamin.gaignard, gregkh, linux-iio,
linux-stm32, linux-arm-kernel, linux-kernel, Jiasheng Jiang
[-- Attachment #1: Type: text/plain, Size: 1936 bytes --]
On Sun, Nov 03, 2024 at 06:25:02PM +0000, Jiasheng Jiang wrote:
> From: Jiasheng Jiang <jiashengjiangcool@outlook.com>
>
> Add check for the return value of clk_enable() in order to catch the
> potential exception.
>
> Fixes: c5b8425514da ("counter: stm32-timer-cnt: add power management support")
> Fixes: ad29937e206f ("counter: Add STM32 Timer quadrature encoder")
> Signed-off-by: Jiasheng Jiang <jiashengjiangcool@outlook.com>
> ---
> drivers/counter/stm32-timer-cnt.c | 12 +++++++++---
> 1 file changed, 9 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/counter/stm32-timer-cnt.c b/drivers/counter/stm32-timer-cnt.c
> index 186e73d6ccb4..0593c9b73992 100644
> --- a/drivers/counter/stm32-timer-cnt.c
> +++ b/drivers/counter/stm32-timer-cnt.c
> @@ -214,11 +214,15 @@ static int stm32_count_enable_write(struct counter_device *counter,
> {
> struct stm32_timer_cnt *const priv = counter_priv(counter);
> u32 cr1;
> + int ret;
>
> if (enable) {
> regmap_read(priv->regmap, TIM_CR1, &cr1);
> - if (!(cr1 & TIM_CR1_CEN))
> - clk_enable(priv->clk);
> + if (!(cr1 & TIM_CR1_CEN)) {
> + ret = clk_enable(priv->clk);
> + if (ret)
> + return ret;
> + }
>
> regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN,
> TIM_CR1_CEN);
> @@ -816,7 +820,9 @@ static int __maybe_unused stm32_timer_cnt_resume(struct device *dev)
> return ret;
>
> if (priv->enabled) {
> - clk_enable(priv->clk);
> + ret = clk_enable(priv->clk);
> + if (ret)
> + return ret;
>
> /* Restore registers that may have been lost */
> regmap_write(priv->regmap, TIM_SMCR, priv->bak.smcr);
> --
> 2.25.1
It's not necessarily clear that an error in the count_enable_write()
callback or cnt_resume() callback is due to a clk_enable() failure. You
should call dev_err before returning to indicate the reason for the
error code.
William Breathitt Gray
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-11-04 14:52 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-11-03 18:25 [PATCH] counter: stm32-timer-cnt: Add check for clk_enable() Jiasheng Jiang
2024-11-04 14:24 ` William Breathitt Gray
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox