From: Colin Huang via B4 Relay <devnull+u8813345.gmail.com@kernel.org>
To: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Joel Stanley <joel@jms.id.au>,
Andrew Jeffery <andrew@codeconstruct.com.au>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org,
colin.huang2@amd.com, Colin Huang <u8813345@gmail.com>,
Rex Fu <rex.fu.amd@gmail.com>
Subject: [PATCH v4 11/12] ARM: dts: aspeed: anacapa: Simplify leakage GPIO line names
Date: Wed, 05 Aug 2026 21:02:39 +0800 [thread overview]
Message-ID: <20260805-anacapa-devlop-phase-devicetree-v4-11-5d67e0efa6c5@gmail.com> (raw)
In-Reply-To: <20260805-anacapa-devlop-phase-devicetree-v4-0-5d67e0efa6c5@gmail.com>
From: Rex Fu <rex.fu.amd@gmail.com>
Remove the board location suffixes from the leakage present GPIO line
names. The channel number is enough to identify each leakage present
signal.
Signed-off-by: Rex Fu <rex.fu.amd@gmail.com>
---
.../dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dts | 28 +++++++++++-----------
1 file changed, 14 insertions(+), 14 deletions(-)
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dts
index f09dd1abe77d..f710046f79bc 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dts
@@ -111,32 +111,32 @@ &sgpiom0 {
"", "",
/* B0-B7 line 16-31 */
- "Channel0_leakage_EAM3", "FM_CPU_FPGA_JTAG_MUX_SEL",
- "Channel1_leakage_EAM0", "FM_SCM_JTAG_MUX_SEL",
- "Channel2_leakage_Manifold1", "FM_BRIDGE_JTAG_MUX_SEL",
- "Channel5_leakage_present_EAM1", "FM_CPU0_NMI_SYNC_FLOOD_N",
- "Channel4_leakage_Manifold2", "BMC_AINIC0_WP_R2_L",
- "Channel5_leakage_EAM1", "BMC_AINIC1_WP_R2_L",
- "Channel6_leakage_CPU_DIMM", "CPLD_BUF_R_AGPIO330",
- "Channel7_leakage_EAM2", "CPLD_BUF_R_AGPIO331",
+ "Channel0_leakage", "FM_CPU_FPGA_JTAG_MUX_SEL",
+ "Channel1_leakage", "FM_SCM_JTAG_MUX_SEL",
+ "Channel2_leakage", "FM_BRIDGE_JTAG_MUX_SEL",
+ "Channel5_leakage_present", "FM_CPU0_NMI_SYNC_FLOOD_N",
+ "Channel4_leakage", "BMC_AINIC0_WP_R2_L",
+ "Channel5_leakage", "BMC_AINIC1_WP_R2_L",
+ "Channel6_leakage", "CPLD_BUF_R_AGPIO330",
+ "Channel7_leakage", "CPLD_BUF_R_AGPIO331",
/* C0-C7 line 32-47 */
"RSVD_RMC_GPIO3", "RTM_MUX_L",
"LEAK_DETECT_RMC_N", "RTM_MUX_R",
"HDR_P0_NMI_BTN_BUF_R_N", "FPGA_JTAG_SCM_DBREQ_N",
- "Channel6_leakage_present_CPU_DIMM", "whdt_sel",
+ "Channel6_leakage_present", "whdt_sel",
"R_EAM0_NIC_CBL_PRSNT_L", "JTAG_CPLD_TRST_R_N",
"R_EAM1_NIC_CBL_PRSNT_L", "",
"L_EAM0_NIC_CBL_PRSNT_L", "",
"L_EAM1_NIC_CBL_PRSNT_L", "",
/* D0-D7 line 48-63 */
- "Channel0_leakage_present_EAM3", "",
- "Channel1_leakage_present_EAM0", "",
- "Channel2_leakage_present_Manifold1", "",
- "Channel4_leakage_present_Manifold2", "",
+ "Channel0_leakage_present", "",
+ "Channel1_leakage_present", "",
+ "Channel2_leakage_present", "",
+ "Channel4_leakage_present", "",
"AMC_BRD_PRSNT_CPLD_L", "",
- "Channel7_leakage_present_EAM2", "",
+ "Channel7_leakage_present", "",
"", "",
"", "",
--
2.34.1
next prev parent reply other threads:[~2026-08-05 13:03 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-05 13:02 [PATCH v4 00/12] ARM: dts: aspeed: anacapa: restructure devicetree for development-phase Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 01/12] dt-bindings: arm: aspeed: Add Anacapa EVT1 EVT2 DVT board Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 02/12] ARM: dts: aspeed: anacapa: Add EVT1 devicetree and point wrapper to it Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 03/12] ARM: dts: aspeed: anacapa: Add EVT2 devicetree inheriting EVT1 Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 04/12] ARM: dts: aspeed: anacapa: Add DVT devicetree inheriting EVT2 Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 05/12] ARM: dts: aspeed: anacapa: Add additional EEPROM node for SCM Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 06/12] ARM: dts: aspeed: anacapa: Add eeprom device node for NFC adaptor board Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 07/12] ARM: dts: aspeed: anacapa: Align PDB fan GPIO numbering Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 08/12] ARM: dts: aspeed: anacapa: Enable MCTP and FRU for NIC Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 09/12] ARM: dts: aspeed: anacapa: evt2: Add shunt resistor values for HSC monitors Colin Huang via B4 Relay
2026-08-05 13:02 ` [PATCH v4 10/12] ARM: dts: aspeed: anacapa: Add LPDB fuse monitor GPIO expander Colin Huang via B4 Relay
2026-08-05 13:02 ` Colin Huang via B4 Relay [this message]
2026-08-05 13:02 ` [PATCH v4 12/12] ARM: dts: aspeed: anacapa: Add SPI flash VCC supply Colin Huang via B4 Relay
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260805-anacapa-devlop-phase-devicetree-v4-11-5d67e0efa6c5@gmail.com \
--to=devnull+u8813345.gmail.com@kernel.org \
--cc=andrew@codeconstruct.com.au \
--cc=colin.huang2@amd.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=rex.fu.amd@gmail.com \
--cc=robh@kernel.org \
--cc=u8813345@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox