Linux-ARM-Kernel Archive on lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame
@ 2017-08-16  2:12 Huibin Hong
  2017-08-16 11:21 ` Applied "spi: rockchip: configure CTRLR1 according to size and data frame" to the spi tree Mark Brown
  2017-08-16 12:16 ` [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Geert Uytterhoeven
  0 siblings, 2 replies; 3+ messages in thread
From: Huibin Hong @ 2017-08-16  2:12 UTC (permalink / raw)
  To: linux-arm-kernel

CTRLR1 is number of data frames, when rx only.
When data frame is 8 bit, CTRLR1 is len-1.
When data frame is 16 bit, CTRLR1 is (len/2)-1.

Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
---

 drivers/spi/spi-rockchip.c | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
index 0b4a52b..6b1bac8 100644
--- a/drivers/spi/spi-rockchip.c
+++ b/drivers/spi/spi-rockchip.c
@@ -568,7 +568,13 @@ static void rockchip_spi_config(struct rockchip_spi *rs)
 
 	writel_relaxed(cr0, rs->regs + ROCKCHIP_SPI_CTRLR0);
 
-	writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	if (rs->n_bytes == 1)
+		writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	else if (rs->n_bytes == 2)
+		writel_relaxed((rs->len / 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	else
+		writel_relaxed((rs->len * 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+
 	writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_TXFTLR);
 	writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_RXFTLR);
 
-- 
1.9.1

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Applied "spi: rockchip: configure CTRLR1 according to size and data frame" to the spi tree
  2017-08-16  2:12 [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Huibin Hong
@ 2017-08-16 11:21 ` Mark Brown
  2017-08-16 12:16 ` [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Geert Uytterhoeven
  1 sibling, 0 replies; 3+ messages in thread
From: Mark Brown @ 2017-08-16 11:21 UTC (permalink / raw)
  To: linux-arm-kernel

The patch

   spi: rockchip: configure CTRLR1 according to size and data frame

has been applied to the spi tree at

   git://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi.git 

All being well this means that it will be integrated into the linux-next
tree (usually sometime in the next 24 hours) and sent to Linus during
the next merge window (or sooner if it is a bug fix), however if
problems are discovered then the patch may be dropped or reverted.  

You may get further e-mails resulting from automated or manual testing
and review of the tree, please engage with people reporting problems and
send followup patches addressing any issues that are reported if needed.

If any updates are required or you are submitting further changes they
should be sent as incremental updates against current git, existing
patches will not be replaced.

Please add any relevant lists and maintainers to the CCs when replying
to this mail.

Thanks,
Mark

>From 04b37d2d02c0a5ae2f4e59326ef6deaff18e0456 Mon Sep 17 00:00:00 2001
From: Huibin Hong <huibin.hong@rock-chips.com>
Date: Wed, 16 Aug 2017 10:12:02 +0800
Subject: [PATCH] spi: rockchip: configure CTRLR1 according to size and data
 frame

CTRLR1 is number of data frames, when rx only.
When data frame is 8 bit, CTRLR1 is len-1.
When data frame is 16 bit, CTRLR1 is (len/2)-1.

Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
---
 drivers/spi/spi-rockchip.c | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
index 474033e2149e..fdcf3076681b 100644
--- a/drivers/spi/spi-rockchip.c
+++ b/drivers/spi/spi-rockchip.c
@@ -568,7 +568,13 @@ static void rockchip_spi_config(struct rockchip_spi *rs)
 
 	writel_relaxed(cr0, rs->regs + ROCKCHIP_SPI_CTRLR0);
 
-	writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	if (rs->n_bytes == 1)
+		writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	else if (rs->n_bytes == 2)
+		writel_relaxed((rs->len / 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+	else
+		writel_relaxed((rs->len * 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
+
 	writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_TXFTLR);
 	writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_RXFTLR);
 
-- 
2.13.2

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame
  2017-08-16  2:12 [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Huibin Hong
  2017-08-16 11:21 ` Applied "spi: rockchip: configure CTRLR1 according to size and data frame" to the spi tree Mark Brown
@ 2017-08-16 12:16 ` Geert Uytterhoeven
  1 sibling, 0 replies; 3+ messages in thread
From: Geert Uytterhoeven @ 2017-08-16 12:16 UTC (permalink / raw)
  To: linux-arm-kernel

Hi Huibin,

On Wed, Aug 16, 2017 at 4:12 AM, Huibin Hong <huibin.hong@rock-chips.com> wrote:
> CTRLR1 is number of data frames, when rx only.
> When data frame is 8 bit, CTRLR1 is len-1.
> When data frame is 16 bit, CTRLR1 is (len/2)-1.

What does the last "else" case correspond to?

> Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
> ---
>
>  drivers/spi/spi-rockchip.c | 8 +++++++-
>  1 file changed, 7 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
> index 0b4a52b..6b1bac8 100644
> --- a/drivers/spi/spi-rockchip.c
> +++ b/drivers/spi/spi-rockchip.c
> @@ -568,7 +568,13 @@ static void rockchip_spi_config(struct rockchip_spi *rs)
>
>         writel_relaxed(cr0, rs->regs + ROCKCHIP_SPI_CTRLR0);
>
> -       writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
> +       if (rs->n_bytes == 1)
> +               writel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
> +       else if (rs->n_bytes == 2)
> +               writel_relaxed((rs->len / 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
> +       else
> +               writel_relaxed((rs->len * 2) - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);
> +
>         writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_TXFTLR);
>         writel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_RXFTLR);

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2017-08-16 12:16 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2017-08-16  2:12 [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Huibin Hong
2017-08-16 11:21 ` Applied "spi: rockchip: configure CTRLR1 according to size and data frame" to the spi tree Mark Brown
2017-08-16 12:16 ` [PATCH] spi: rockchip: configure CTRLR1 according to size and data frame Geert Uytterhoeven

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox