From: Jason Gunthorpe <jgg@nvidia.com>
To: Will Deacon <will@kernel.org>
Cc: Robin Murphy <robin.murphy@arm.com>,
catalin.marinas@arm.com, joro@8bytes.org, jpb@kernel.org,
iommu@lists.linux.dev, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 2/2] iommu/arm-smmu-v3: Add HAFT support for SVA
Date: Sun, 26 Jul 2026 13:10:19 -0300 [thread overview]
Message-ID: <amYxa51b2j/Cdw/6@nvidia.com> (raw)
In-Reply-To: <amX25rcF-ETdnUPj@willie-the-truck>
On Sun, Jul 26, 2026 at 01:00:38PM +0100, Will Deacon wrote:
> On Sat, Jul 25, 2026 at 11:27:59AM -0300, Jason Gunthorpe wrote:
> > On Thu, Jul 23, 2026 at 03:19:44PM +0100, Robin Murphy wrote:
> > > --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3-sva.c
> > > +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3-sva.c
> > > @@ -102,6 +102,8 @@ void arm_smmu_make_sva_cd(struct arm_smmu_cd *target,
> > > target->data[0] |= cpu_to_le64(CTXDESC_CD_0_TCR_HA);
> > > if (master->smmu->features & ARM_SMMU_FEAT_HD)
> > > target->data[0] |= cpu_to_le64(CTXDESC_CD_0_TCR_HD);
> > > + if (master->smmu->features & ARM_SMMU_FEAT_HAFT && system_supports_haft())
> > > + target->data[1] |= cpu_to_le64(CTXDESC_CD_1_HAFT);
> > > } else {
> > > target->data[0] |= cpu_to_le64(CTXDESC_CD_0_TCR_EPD0);
> >
> > Based on the Sashiko remark and your note you should lift all the
> > HA/HD/HAFT bits outside this if (mm) block.
> >
> > AFAICT it is fine for HA/HD/HAFT to be set with EPD0, the HW won't
> > process any PTEs so they won't have any effect.
>
> I'm not sure about that. The spec says this about CD.HAFT:
Sorry I see this was unclear
I ment to move all *three* bits outside the if.
There is no reason for EPD0 to also require setting any of those three
bits to zero, AFAICT.
I agree with you we can't just put HAFT outside.
Jason
prev parent reply other threads:[~2026-07-26 16:10 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-23 14:19 [PATCH v2 0/2] iommu/arm-smmu-v3: Fix SVA vs. HAFT issues Robin Murphy
2026-07-23 14:19 ` [PATCH v2 1/2] arm64: Add override for MMFR1.HAFDBS Robin Murphy
2026-07-23 14:19 ` [PATCH v2 2/2] iommu/arm-smmu-v3: Add HAFT support for SVA Robin Murphy
2026-07-25 14:27 ` Jason Gunthorpe
2026-07-26 12:00 ` Will Deacon
2026-07-26 16:08 ` Jason Gunthorpe
2026-07-26 16:10 ` Jason Gunthorpe [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=amYxa51b2j/Cdw/6@nvidia.com \
--to=jgg@nvidia.com \
--cc=catalin.marinas@arm.com \
--cc=iommu@lists.linux.dev \
--cc=joro@8bytes.org \
--cc=jpb@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=robin.murphy@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox