From: Sibi Sankar <sibi.sankar@oss.qualcomm.com>
To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
andersson@kernel.org, konradybcio@kernel.org
Cc: sudeep.holla@kernel.org, angelogioacchino.delregno@collabora.com,
viresh.kumar@linaro.org, neil.armstrong@linaro.org,
festevam@gmail.com, Frank.Li@nxp.com, danila@jiaxyga.com,
lpieralisi@kernel.org, dmitry.baryshkov@oss.qualcomm.com,
tengfei.fan@oss.qualcomm.com, jingyi.wang@oss.qualcomm.com,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Subject: [PATCH 2/3] arm64: dts: qcom: glymur: Fix deprecated cpu compatibles
Date: Tue, 10 Mar 2026 09:37:50 +0530 [thread overview]
Message-ID: <20260310040751.3132523-3-sibi.sankar@oss.qualcomm.com> (raw)
In-Reply-To: <20260310040751.3132523-1-sibi.sankar@oss.qualcomm.com>
The generic Qualcomm Oryon CPU compatible used by the Glymur
SoC is deprecated and incorrect since it uses a single compatible
to describe two different core variants. It is now replaced with
two different core-specific compatibles based on MIDR part and
variant number.
CPUS 0-5:
MIDR_EL1[PART_NUM] - 0x2
MIDR_EL1[VARIANT] - 0x2
CPUS 6-17:
MIDR_EL1[PART_NUM] - 0x2
MIDR_EL1[VARIANT] - 0x1
Fixes: 41b6e8db400c ("arm64: dts: qcom: Introduce Glymur base dtsi")
Signed-off-by: Sibi Sankar <sibi.sankar@oss.qualcomm.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
---
arch/arm64/boot/dts/qcom/glymur.dtsi | 36 ++++++++++++++--------------
1 file changed, 18 insertions(+), 18 deletions(-)
diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qcom/glymur.dtsi
index e269cec7942c..5de4b2801321 100644
--- a/arch/arm64/boot/dts/qcom/glymur.dtsi
+++ b/arch/arm64/boot/dts/qcom/glymur.dtsi
@@ -33,7 +33,7 @@ cpus {
cpu0: cpu@0 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x0>;
enable-method = "psci";
power-domains = <&cpu_pd0>, <&scmi_perf 0>;
@@ -49,7 +49,7 @@ l2_0: l2-cache {
cpu1: cpu@100 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x100>;
enable-method = "psci";
power-domains = <&cpu_pd1>, <&scmi_perf 0>;
@@ -59,7 +59,7 @@ cpu1: cpu@100 {
cpu2: cpu@200 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x200>;
enable-method = "psci";
power-domains = <&cpu_pd2>, <&scmi_perf 0>;
@@ -69,7 +69,7 @@ cpu2: cpu@200 {
cpu3: cpu@300 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x300>;
enable-method = "psci";
power-domains = <&cpu_pd3>, <&scmi_perf 0>;
@@ -79,7 +79,7 @@ cpu3: cpu@300 {
cpu4: cpu@400 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x400>;
enable-method = "psci";
power-domains = <&cpu_pd4>, <&scmi_perf 0>;
@@ -89,7 +89,7 @@ cpu4: cpu@400 {
cpu5: cpu@500 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-2";
reg = <0x0 0x500>;
enable-method = "psci";
power-domains = <&cpu_pd5>, <&scmi_perf 0>;
@@ -99,7 +99,7 @@ cpu5: cpu@500 {
cpu6: cpu@10000 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10000>;
enable-method = "psci";
power-domains = <&cpu_pd6>, <&scmi_perf 1>;
@@ -115,7 +115,7 @@ l2_1: l2-cache {
cpu7: cpu@10100 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10100>;
enable-method = "psci";
power-domains = <&cpu_pd7>, <&scmi_perf 1>;
@@ -125,7 +125,7 @@ cpu7: cpu@10100 {
cpu8: cpu@10200 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10200>;
enable-method = "psci";
power-domains = <&cpu_pd8>, <&scmi_perf 1>;
@@ -135,7 +135,7 @@ cpu8: cpu@10200 {
cpu9: cpu@10300 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10300>;
enable-method = "psci";
power-domains = <&cpu_pd9>, <&scmi_perf 1>;
@@ -145,7 +145,7 @@ cpu9: cpu@10300 {
cpu10: cpu@10400 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10400>;
enable-method = "psci";
power-domains = <&cpu_pd10>, <&scmi_perf 1>;
@@ -155,7 +155,7 @@ cpu10: cpu@10400 {
cpu11: cpu@10500 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x10500>;
enable-method = "psci";
power-domains = <&cpu_pd11>, <&scmi_perf 1>;
@@ -165,7 +165,7 @@ cpu11: cpu@10500 {
cpu12: cpu@20000 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20000>;
enable-method = "psci";
power-domains = <&cpu_pd12>, <&scmi_perf 2>;
@@ -181,7 +181,7 @@ l2_2: l2-cache {
cpu13: cpu@20100 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20100>;
enable-method = "psci";
power-domains = <&cpu_pd13>, <&scmi_perf 2>;
@@ -191,7 +191,7 @@ cpu13: cpu@20100 {
cpu14: cpu@20200 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20200>;
enable-method = "psci";
power-domains = <&cpu_pd14>, <&scmi_perf 2>;
@@ -201,7 +201,7 @@ cpu14: cpu@20200 {
cpu15: cpu@20300 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20300>;
enable-method = "psci";
power-domains = <&cpu_pd15>, <&scmi_perf 2>;
@@ -211,7 +211,7 @@ cpu15: cpu@20300 {
cpu16: cpu@20400 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20400>;
enable-method = "psci";
power-domains = <&cpu_pd16>, <&scmi_perf 2>;
@@ -221,7 +221,7 @@ cpu16: cpu@20400 {
cpu17: cpu@20500 {
device_type = "cpu";
- compatible = "qcom,oryon";
+ compatible = "qcom,oryon-2-1";
reg = <0x0 0x20500>;
enable-method = "psci";
power-domains = <&cpu_pd17>, <&scmi_perf 2>;
--
2.34.1
next prev parent reply other threads:[~2026-03-10 4:08 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-10 4:07 [PATCH 0/3] dt-bindings: arm: cpus: Extend Qualcomm Oryon compatibles Sibi Sankar
2026-03-10 4:07 ` [PATCH 1/3] " Sibi Sankar
2026-03-11 10:03 ` Krzysztof Kozlowski
2026-03-11 10:21 ` Sibi Sankar
2026-03-10 4:07 ` Sibi Sankar [this message]
2026-03-10 4:07 ` [PATCH 3/3] arm64: dts: qcom: kaanapali: Fix deprecated cpu compatibles Sibi Sankar
2026-03-11 10:04 ` Krzysztof Kozlowski
2026-03-11 10:21 ` Krzysztof Kozlowski
2026-03-11 10:32 ` Sibi Sankar
2026-03-11 10:36 ` Krzysztof Kozlowski
2026-03-11 10:38 ` Sibi Sankar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260310040751.3132523-3-sibi.sankar@oss.qualcomm.com \
--to=sibi.sankar@oss.qualcomm.com \
--cc=Frank.Li@nxp.com \
--cc=andersson@kernel.org \
--cc=angelogioacchino.delregno@collabora.com \
--cc=conor+dt@kernel.org \
--cc=danila@jiaxyga.com \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=festevam@gmail.com \
--cc=jingyi.wang@oss.qualcomm.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=robh@kernel.org \
--cc=sudeep.holla@kernel.org \
--cc=tengfei.fan@oss.qualcomm.com \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox