From: Jie Gan <quic_jiegan@quicinc.com>
To: Suzuki K Poulose <suzuki.poulose@arm.com>,
Mike Leach <mike.leach@linaro.org>,
James Clark <james.clark@linaro.org>,
"Alexander Shishkin" <alexander.shishkin@linux.intel.com>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>
Cc: Jinlong Mao <quic_jinlmao@quicinc.com>,
<coresight@lists.linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
<linux-arm-msm@vger.kernel.org>,
<linux-stm32@st-md-mailman.stormreply.com>
Subject: Re: [PATCH v8 0/5] Coresight: Add Coresight TMC Control Unit driver
Date: Thu, 9 Jan 2025 15:22:18 +0800 [thread overview]
Message-ID: <98c91cc6-e2d3-4376-9c8d-475ed3f1aa3b@quicinc.com> (raw)
In-Reply-To: <20241226011022.1477160-1-quic_jiegan@quicinc.com>
On 12/26/2024 9:10 AM, Jie Gan wrote:
> The Coresight TMC Control Unit(CTCU) device hosts miscellaneous configuration
> registers to control various features related to TMC ETR device.
>
[...]
>
> Changes in V8:
> 1. Rebased on tag next-20241220.
> 2. Use raw_spinlock_t instead of spinlock_t.
> 3. Remove redundant codes in CTCU driver:
> - Eliminate unnecessary parameter validations.
> - Correct log level when an error occurs.
> - Optimize codes.
> 4. Correct the subject prefix for DT patch.
> 5. Collected reviewed-by tag from Konrad Dybcib for DT patch.
> Link to V7 - https://lore.kernel.org/all/20241210031545.3468561-1-quic_jiegan@quicinc.com/
>
Kindly reminder.
Can you please help to review the patch series?
Thanks,
Jie
> Jie Gan (5):
> Coresight: Add support for new APB clock name
> Coresight: Add trace_id function to retrieving the trace ID
> dt-bindings: arm: Add Coresight TMC Control Unit hardware
> Coresight: Add Coresight TMC Control Unit driver
> arm64: dts: qcom: sa8775p: Add CTCU and ETR nodes
>
> .../bindings/arm/qcom,coresight-ctcu.yaml | 84 ++++++
> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 153 ++++++++++
> drivers/hwtracing/coresight/Kconfig | 8 +
> drivers/hwtracing/coresight/Makefile | 1 +
> drivers/hwtracing/coresight/coresight-core.c | 59 +++-
> drivers/hwtracing/coresight/coresight-ctcu.c | 273 ++++++++++++++++++
> drivers/hwtracing/coresight/coresight-ctcu.h | 21 ++
> drivers/hwtracing/coresight/coresight-etb10.c | 3 +-
> .../hwtracing/coresight/coresight-etm-perf.c | 37 ++-
> .../coresight/coresight-etm3x-core.c | 30 ++
> .../coresight/coresight-etm4x-core.c | 29 ++
> drivers/hwtracing/coresight/coresight-priv.h | 13 +-
> drivers/hwtracing/coresight/coresight-stm.c | 22 ++
> drivers/hwtracing/coresight/coresight-sysfs.c | 24 +-
> .../hwtracing/coresight/coresight-tmc-etf.c | 3 +-
> .../hwtracing/coresight/coresight-tmc-etr.c | 6 +-
> drivers/hwtracing/coresight/coresight-tpda.c | 20 ++
> drivers/hwtracing/coresight/coresight-trbe.c | 4 +-
> drivers/hwtracing/coresight/ultrasoc-smb.c | 3 +-
> include/linux/coresight.h | 16 +-
> 20 files changed, 781 insertions(+), 28 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml
> create mode 100644 drivers/hwtracing/coresight/coresight-ctcu.c
> create mode 100644 drivers/hwtracing/coresight/coresight-ctcu.h
>
prev parent reply other threads:[~2025-01-09 7:22 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-26 1:10 [PATCH v8 0/5] Coresight: Add Coresight TMC Control Unit driver Jie Gan
2024-12-26 1:10 ` [PATCH v8 1/5] Coresight: Add support for new APB clock name Jie Gan
2025-01-13 11:33 ` James Clark
2024-12-26 1:10 ` [PATCH v8 2/5] Coresight: Add trace_id function to retrieving the trace ID Jie Gan
2025-01-13 12:02 ` James Clark
2025-01-14 2:51 ` Jie Gan
2025-01-14 10:07 ` James Clark
2025-01-15 1:44 ` Jie Gan
2025-01-15 12:29 ` James Clark
2025-01-16 3:01 ` Jie Gan
2025-01-16 10:17 ` James Clark
2025-01-17 2:31 ` Jie Gan
2025-01-23 6:28 ` Jie Gan
2025-01-23 9:47 ` James Clark
2025-01-23 10:03 ` Jie Gan
2024-12-26 1:10 ` [PATCH v8 3/5] dt-bindings: arm: Add Coresight TMC Control Unit hardware Jie Gan
2024-12-26 1:10 ` [PATCH v8 4/5] Coresight: Add Coresight TMC Control Unit driver Jie Gan
2025-01-13 12:05 ` James Clark
2025-01-14 1:50 ` Jie Gan
2024-12-26 1:10 ` [PATCH v8 5/5] arm64: dts: qcom: sa8775p: Add CTCU and ETR nodes Jie Gan
2025-01-09 7:22 ` Jie Gan [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=98c91cc6-e2d3-4376-9c8d-475ed3f1aa3b@quicinc.com \
--to=quic_jiegan@quicinc.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=alexandre.torgue@foss.st.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=james.clark@linaro.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=mike.leach@linaro.org \
--cc=quic_jinlmao@quicinc.com \
--cc=quic_tingweiz@quicinc.com \
--cc=robh@kernel.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox