From: Wesley Cheng <wesley.cheng@oss.qualcomm.com>
To: Abel Vesa <abel.vesa@linaro.org>
Cc: krzk+dt@kernel.org, conor+dt@kernel.org,
konrad.dybcio@oss.qualcomm.com,
dmitry.baryshkov@oss.qualcomm.com, kishon@kernel.org,
vkoul@kernel.org, gregkh@linuxfoundation.org, robh@kernel.org,
linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
linux-usb@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 07/10] phy: qualcomm: qmp-combo: Update QMP PHY with Glymur settings
Date: Fri, 24 Oct 2025 17:02:15 -0700 [thread overview]
Message-ID: <9d3dd1cf-4969-3dcb-18dc-59cfb68033f7@oss.qualcomm.com> (raw)
In-Reply-To: <zaotrz6upmpwv2w65633rlflubmykzn5dqiydl66y7rdalld4l@bo4oto5iynor>
On 10/24/2025 3:04 AM, Abel Vesa wrote:
> On 25-10-06 15:19:59, Wesley Cheng wrote:
>> For SuperSpeed USB to work properly, there is a set of HW settings that
>> need to be programmed into the USB blocks within the QMP PHY. Ensure that
>> these settings follow the latest settings mentioned in the HW programming
>> guide. The QMP USB PHY on Glymur is a USB43 based PHY that will have some
>> new ways to define certain registers, such as the replacement of TXA/RXA
>> and TXB/RXB register sets. This was replaced with the LALB register set.
>>
>> There are also some PHY init updates to modify the PCS MISC register space.
>> Without these, the QMP PHY PLL locking fails.
>>
>> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
>> Signed-off-by: Wesley Cheng <wesley.cheng@oss.qualcomm.com>
>> ---
>> drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 314 ++++++++-
>> .../phy/qualcomm/phy-qcom-qmp-pcs-aon-v8.h | 17 +
>> .../phy/qualcomm/phy-qcom-qmp-pcs-misc-v8.h | 12 +
>> .../qualcomm/phy-qcom-qmp-qserdes-lalb-v8.h | 639 ++++++++++++++++++
>> .../phy/qualcomm/phy-qcom-qmp-usb43-pcs-v8.h | 33 +
>> .../phy-qcom-qmp-usb43-qserdes-com-v8.h | 224 ++++++
>> drivers/phy/qualcomm/phy-qcom-qmp.h | 2 +
>> 7 files changed, 1240 insertions(+), 1 deletion(-)
>> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v8.h
>> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v8.h
>> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-lalb-v8.h
>> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-usb43-pcs-v8.h
>> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-usb43-qserdes-com-v8.h
>>
>> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c
>> index 1caa1fb6a8c7..8216820e388f 100644
>> --- a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c
>> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c
>
> [...]
>
>> +static const struct qmp_phy_cfg glymur_usb3dpphy_cfg = {
>> + .offsets = &qmp_combo_usb43dp_offsets_v8,
>> +
>> + .serdes_tbl = glymur_usb43dp_serdes_tbl,
>> + .serdes_tbl_num = ARRAY_SIZE(glymur_usb43dp_serdes_tbl),
>> + .tx_tbl = glymur_usb43dp_lalb_tbl,
>> + .tx_tbl_num = ARRAY_SIZE(glymur_usb43dp_lalb_tbl),
>> + .pcs_tbl = glymur_usb43dp_pcs_tbl,
>> + .pcs_tbl_num = ARRAY_SIZE(glymur_usb43dp_pcs_tbl),
>> + .pcs_usb_tbl = glymur_usb43dp_pcs_usb_tbl,
>> + .pcs_usb_tbl_num = ARRAY_SIZE(glymur_usb43dp_pcs_usb_tbl),
>> + .pcs_misc_tbl = glymur_usb43dp_pcs_misc_tbl,
>> + .pcs_misc_tbl_num = ARRAY_SIZE(glymur_usb43dp_pcs_misc_tbl),
>> +
>> + .dp_serdes_tbl = qmp_v6_n4_dp_serdes_tbl,
>> + .dp_serdes_tbl_num = ARRAY_SIZE(qmp_v6_n4_dp_serdes_tbl),
>> + .dp_tx_tbl = qmp_v6_n4_dp_tx_tbl,
>> + .dp_tx_tbl_num = ARRAY_SIZE(qmp_v6_n4_dp_tx_tbl),
>> +
>> + .serdes_tbl_rbr = qmp_v6_n4_dp_serdes_tbl_rbr,
>> + .serdes_tbl_rbr_num = ARRAY_SIZE(qmp_v6_n4_dp_serdes_tbl_rbr),
>> + .serdes_tbl_hbr = qmp_v6_n4_dp_serdes_tbl_hbr,
>> + .serdes_tbl_hbr_num = ARRAY_SIZE(qmp_v6_n4_dp_serdes_tbl_hbr),
>> + .serdes_tbl_hbr2 = qmp_v6_n4_dp_serdes_tbl_hbr2,
>> + .serdes_tbl_hbr2_num = ARRAY_SIZE(qmp_v6_n4_dp_serdes_tbl_hbr2),
>> + .serdes_tbl_hbr3 = qmp_v6_n4_dp_serdes_tbl_hbr3,
>> + .serdes_tbl_hbr3_num = ARRAY_SIZE(qmp_v6_n4_dp_serdes_tbl_hbr3),
>> +
>> + .swing_hbr_rbr = &qmp_dp_v6_voltage_swing_hbr_rbr,
>> + .pre_emphasis_hbr_rbr = &qmp_dp_v6_pre_emphasis_hbr_rbr,
>> + .swing_hbr3_hbr2 = &qmp_dp_v5_voltage_swing_hbr3_hbr2,
>> + .pre_emphasis_hbr3_hbr2 = &qmp_dp_v5_pre_emphasis_hbr3_hbr2,
>> +
>> + .dp_aux_init = qmp_v4_dp_aux_init,
>> + .configure_dp_tx = qmp_v4_configure_dp_tx,
>> + .configure_dp_phy = qmp_v4_configure_dp_phy,
>> + .calibrate_dp_phy = qmp_v4_calibrate_dp_phy,
>
> So I see you are adding the DP related config here as well, but it is
> definitely not compatible with v6 N4. I'm assyuming you picked v6 N4 as a default
> just to allow the USB part work for now, right ?
>
> I don't suppose we can drop the DP related config from this patch and
> still have the USB part working, right?
>
> Otherwise, we need to mention the fact that even though the DP part
> is also being added, it is broken.
Hi Abel,
That is correct. Without these defined, the USB path won't work, and
we'll need to supplement this if we wanted to add DP support. Hence,
why I didn't add any mention of DP altmode in the commit text. I can
clarify that we added DP placeholders if that makes it more clear in the
commit text.
Thanks
Wesley CHeng
next prev parent reply other threads:[~2025-10-25 0:02 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-06 22:19 [PATCH v5 00/10] Introduce Glymur USB support Wesley Cheng
2025-10-06 22:19 ` [PATCH v5 01/10] dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp-phy: Add Glymur compatible Wesley Cheng
2025-10-08 0:42 ` Rob Herring
2025-10-06 22:19 ` [PATCH v5 02/10] dt-bindings: phy: qcom,qmp-usb: Add Glymur USB UNI PHY compatible Wesley Cheng
2025-10-11 0:04 ` Krzysztof Kozlowski
2025-10-13 23:44 ` Wesley Cheng
2025-10-13 23:46 ` Wesley Cheng
2025-10-13 23:50 ` Krzysztof Kozlowski
2025-10-14 1:16 ` Wesley Cheng
2025-10-14 4:36 ` Krzysztof Kozlowski
2025-10-17 0:15 ` Wesley Cheng
2025-10-17 4:41 ` Krzysztof Kozlowski
2025-10-18 0:20 ` Wesley Cheng
2025-10-18 15:39 ` Krzysztof Kozlowski
2025-10-21 22:51 ` Wesley Cheng
2025-10-06 22:19 ` [PATCH v5 03/10] dt-bindings: phy: qcom-m31-eusb2: Add Glymur compatible Wesley Cheng
2025-10-11 0:01 ` Krzysztof Kozlowski
2025-10-06 22:19 ` [PATCH v5 04/10] dt-bindings: usb: qcom,snps-dwc3: " Wesley Cheng
2025-10-07 7:47 ` Krzysztof Kozlowski
2025-10-06 22:19 ` [PATCH v5 05/10] dt-bindings: phy: qcom,snps-eusb2-repeater: Add SMB2370 compatible Wesley Cheng
2025-10-07 7:45 ` Krzysztof Kozlowski
2025-10-06 22:19 ` [PATCH v5 06/10] phy: qualcomm: Update the QMP clamp register for V6 Wesley Cheng
2025-10-06 22:19 ` [PATCH v5 07/10] phy: qualcomm: qmp-combo: Update QMP PHY with Glymur settings Wesley Cheng
2025-10-24 10:04 ` Abel Vesa
2025-10-25 0:02 ` Wesley Cheng [this message]
2025-10-25 0:41 ` Wesley Cheng
2025-10-28 21:10 ` Dmitry Baryshkov
2025-10-06 22:20 ` [PATCH v5 08/10] phy: qualcomm: qmp-usb: Add support for Glymur USB UNI PHY Wesley Cheng
2025-10-06 22:20 ` [PATCH v5 09/10] phy: qualcomm: m31-eusb2: Make clkref an optional resource Wesley Cheng
2025-10-06 22:20 ` [PATCH v5 10/10] phy: qualcomm: eusb2-repeater: Add SMB2370 eUSB2 repeater support Wesley Cheng
2025-10-07 1:02 ` [PATCH v5 00/10] Introduce Glymur USB support Krzysztof Kozlowski
2025-10-07 1:05 ` Wesley Cheng
2025-10-07 1:47 ` Krzysztof Kozlowski
2025-10-08 3:31 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9d3dd1cf-4969-3dcb-18dc-59cfb68033f7@oss.qualcomm.com \
--to=wesley.cheng@oss.qualcomm.com \
--cc=abel.vesa@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-usb@vger.kernel.org \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox