From: Akhil P Oommen <akhilpo@oss.qualcomm.com>
To: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Rob Clark <robin.clark@oss.qualcomm.com>,
Sean Paul <sean@poorly.run>,
Konrad Dybcio <konradybcio@kernel.org>,
Dmitry Baryshkov <lumag@kernel.org>,
Abhinav Kumar <abhinav.kumar@linux.dev>,
Marijn Suijten <marijn.suijten@somainline.org>,
David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Maxime Ripard <mripard@kernel.org>,
Thomas Zimmermann <tzimmermann@suse.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Jessica Zhang <jesszhan0024@gmail.com>,
Dan Carpenter <dan.carpenter@linaro.org>,
linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org,
freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org, Jie Zhang <quic_jiezh@quicinc.com>
Subject: Re: [PATCH v3 5/6] arm64: dts: qcom: sm6150: Add gpu and rgmu nodes
Date: Fri, 5 Dec 2025 19:35:48 +0530 [thread overview]
Message-ID: <ed4b1e3c-bb30-42fd-a171-12121db2dbec@oss.qualcomm.com> (raw)
In-Reply-To: <6dc39f3e-0a2f-42ca-a088-4b62a8153001@oss.qualcomm.com>
On 12/5/2025 7:22 PM, Konrad Dybcio wrote:
> On 12/5/25 2:41 PM, Akhil P Oommen wrote:
>> On 12/4/2025 7:01 PM, Konrad Dybcio wrote:
>>> On 12/4/25 11:13 AM, Akhil P Oommen wrote:
>>>> On 11/26/2025 6:12 AM, Dmitry Baryshkov wrote:
>>>>> On Sat, Nov 22, 2025 at 03:03:10PM +0100, Konrad Dybcio wrote:
>>>>>> On 11/21/25 10:52 PM, Akhil P Oommen wrote:
>>>>>>> From: Jie Zhang <quic_jiezh@quicinc.com>
>>>>>>>
>>>>>>> Add gpu and rgmu nodes for qcs615 chipset.
>>>>>>>
>>>>>>> Signed-off-by: Jie Zhang <quic_jiezh@quicinc.com>
>>>>>>> Signed-off-by: Akhil P Oommen <akhilpo@oss.qualcomm.com>
>>>>>>> ---
>>>>>>
>>>>>> [...]
>>>>>>
>>>>>>> + gpu_opp_table: opp-table {
>>>>>>> + compatible = "operating-points-v2";
>>>>>>> +
>>>>>>> + opp-845000000 {
>>>>>>> + opp-hz = /bits/ 64 <845000000>;
>>>>>>> + required-opps = <&rpmhpd_opp_turbo>;
>>>>>>> + opp-peak-kBps = <7050000>;
>>>>>>> + };
>>>>>>
>>>>>> I see another speed of 895 @ turbo_l1, perhaps that's for speedbins
>>>>>> or mobile parts specifically?
>>>>>
>>>>> msm-4.14 defines 7 speedbins for SM6150. Akhil, I don't see any of them
>>>>> here.
>>>>
>>>> The IoT/Auto variants have a different frequency plan compared to the
>>>> mobile variant. I reviewed the downstream code and this aligns with that
>>>> except the 290Mhz corner. We can remove that one.
>>>>
>>>> Here we are describing the IoT variant of Talos. So we can ignore the
>>>> speedbins from the mobile variant until that is supported.
>>>
>>> Writing this reply took probably only slightly less time than fixing
>>> the issue.. I really see no point in kicking the can down the road
>>
>> We don't know the speedbin fuse register and the values applicable for
>> this IoT chipset. Currently, there is only a single variant and no SKUs
>> for this chipset. We can add them when those decisions are taken by the
>> relevant folks from Product team.
>
> If there's only a single variant right now, could you simply read back
> the value and report it where necessary to make sure the internal teams
> are aware?
>
> There's surely *some* value fused into the cell..
We don't know which register to read at the moment. It could be the hard
fuse register or some soft fuse register at an arbitrary location.
It is better to leave it as it is for now. Who knows, maybe there won't
any SKUs at all.
-Akhil
>
> Konrad
next prev parent reply other threads:[~2025-12-05 14:05 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-21 21:52 [PATCH v3 0/6] Support for Adreno 612 GPU - Respin Akhil P Oommen
2025-11-21 21:52 ` [PATCH v3 1/6] drm/msm/a6xx: Retrieve gmu core range by index Akhil P Oommen
2025-11-21 22:43 ` Dmitry Baryshkov
2025-11-22 13:38 ` Konrad Dybcio
2025-11-24 22:10 ` Akhil P Oommen
2025-12-04 13:10 ` Akhil P Oommen
2025-12-04 13:30 ` Konrad Dybcio
2025-12-04 14:34 ` Rob Clark
2025-12-05 12:03 ` Konrad Dybcio
2025-11-21 21:52 ` [PATCH v3 2/6] dt-bindings: display/msm: gpu: Document A612 GPU Akhil P Oommen
2025-11-22 11:02 ` Krzysztof Kozlowski
2025-11-24 21:39 ` Akhil P Oommen
2025-11-25 7:58 ` Krzysztof Kozlowski
2025-11-28 10:29 ` Akhil P Oommen
2025-11-29 9:21 ` Krzysztof Kozlowski
2025-11-21 21:52 ` [PATCH v3 3/6] dt-bindings: display/msm/rgmu: Document A612 RGMU Akhil P Oommen
2025-11-22 11:03 ` Krzysztof Kozlowski
2025-11-21 21:52 ` [PATCH v3 4/6] arm64: dts: qcom: sm6150: add the GPU SMMU node Akhil P Oommen
2025-11-21 22:32 ` Dmitry Baryshkov
2025-11-22 13:59 ` Konrad Dybcio
2025-11-21 21:52 ` [PATCH v3 5/6] arm64: dts: qcom: sm6150: Add gpu and rgmu nodes Akhil P Oommen
2025-11-21 22:43 ` Dmitry Baryshkov
2025-11-22 14:03 ` Konrad Dybcio
2025-11-26 0:42 ` Dmitry Baryshkov
2025-12-04 10:13 ` Akhil P Oommen
2025-12-04 13:31 ` Konrad Dybcio
2025-12-05 13:41 ` Akhil P Oommen
2025-12-05 13:52 ` Konrad Dybcio
2025-12-05 14:05 ` Akhil P Oommen [this message]
2025-12-17 12:31 ` Konrad Dybcio
2025-12-04 14:19 ` Dmitry Baryshkov
2025-12-05 10:29 ` Akhil P Oommen
2025-12-05 20:34 ` Dmitry Baryshkov
2025-12-10 21:10 ` Akhil P Oommen
2025-12-11 0:36 ` Dmitry Baryshkov
2025-12-11 11:12 ` Akhil P Oommen
2025-12-11 11:52 ` Akhil P Oommen
2025-12-11 13:26 ` Dmitry Baryshkov
2025-12-11 19:31 ` Akhil P Oommen
2025-12-12 19:28 ` Dmitry Baryshkov
2025-12-22 7:19 ` Akhil P Oommen
2025-12-22 9:15 ` Dmitry Baryshkov
2025-12-22 10:54 ` Akhil P Oommen
2025-12-22 11:24 ` Dmitry Baryshkov
2025-12-22 18:29 ` Akhil P Oommen
2025-12-24 0:37 ` Dmitry Baryshkov
2025-11-21 21:52 ` [PATCH v3 6/6] arm64: dts: qcom: qcs615-ride: Enable Adreno 612 GPU Akhil P Oommen
2025-11-21 22:44 ` Dmitry Baryshkov
2025-11-24 14:28 ` [PATCH v3 0/6] Support for Adreno 612 GPU - Respin Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ed4b1e3c-bb30-42fd-a171-12121db2dbec@oss.qualcomm.com \
--to=akhilpo@oss.qualcomm.com \
--cc=abhinav.kumar@linux.dev \
--cc=airlied@gmail.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=dan.carpenter@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=jesszhan0024@gmail.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lumag@kernel.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=marijn.suijten@somainline.org \
--cc=mripard@kernel.org \
--cc=quic_jiezh@quicinc.com \
--cc=robh@kernel.org \
--cc=robin.clark@oss.qualcomm.com \
--cc=sean@poorly.run \
--cc=simona@ffwll.ch \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox