From: Bjorn Andersson <andersson@kernel.org>
To: manivannan.sadhasivam@linaro.org, vkoul@kernel.org,
kishon@kernel.org, robh@kernel.org, konradybcio@kernel.org,
krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com,
sboyd@kernel.org, abel.vesa@linaro.org, quic_msarkar@quicinc.com,
quic_devipriy@quicinc.com, Qiang Yu <quic_qianyu@quicinc.com>
Cc: dmitry.baryshkov@linaro.org, kw@linux.com, lpieralisi@kernel.org,
neil.armstrong@linaro.org, linux-arm-msm@vger.kernel.org,
linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-clk@vger.kernel.org
Subject: Re: (subset) [PATCH v6 0/8] Add support for PCIe3 on x1e80100
Date: Wed, 16 Oct 2024 15:42:31 -0500 [thread overview]
Message-ID: <172911112246.3304.6611767988729887215.b4-ty@kernel.org> (raw)
In-Reply-To: <20241011104142.1181773-1-quic_qianyu@quicinc.com>
On Fri, 11 Oct 2024 03:41:34 -0700, Qiang Yu wrote:
> This series add support for PCIe3 on x1e80100.
>
> PCIe3 needs additional set of clocks, regulators and new set of PCIe QMP
> PHY configuration compare other PCIe instances on x1e80100. Hence add
> required resource configuration and usage for PCIe3.
>
> v5->v6:
> 1. Add Fixes tag
> 2. Split [PATCH v5 6/7] into two patches
> 3. Reword commit msg
> 4. Link to v5: https://lore.kernel.org/linux-pci/20241009091540.1446-1-quic_qianyu@quicinc.com/
>
> [...]
Applied, thanks!
[5/8] clk: qcom: gcc-x1e80100: Fix halt_check for pipediv2 clocks
commit: bf0a800415a7397617765fe5f5278a645195c75a
Best regards,
--
Bjorn Andersson <andersson@kernel.org>
prev parent reply other threads:[~2024-10-16 20:42 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-11 10:41 [PATCH v6 0/8] Add support for PCIe3 on x1e80100 Qiang Yu
2024-10-11 10:41 ` [PATCH v6 1/8] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the X1E80100 QMP PCIe PHY Gen4 x8 Qiang Yu
2024-10-12 4:14 ` Manivannan Sadhasivam
2024-10-11 10:41 ` [PATCH v6 2/8] dt-bindings: PCI: qcom: Move OPP table to qcom,pcie-common.yaml Qiang Yu
2024-10-11 10:41 ` [PATCH v6 3/8] dt-bindings: PCI: qcom,pcie-x1e80100: Add 'global' interrupt Qiang Yu
2024-10-11 14:33 ` Krzysztof Kozlowski
2024-10-11 14:36 ` Krzysztof Kozlowski
2024-10-11 15:42 ` Manivannan Sadhasivam
2024-10-11 15:44 ` Krzysztof Kozlowski
2024-10-11 15:51 ` Manivannan Sadhasivam
2024-10-11 16:06 ` Krzysztof Kozlowski
2024-10-14 7:50 ` Qiang Yu
2024-10-14 8:25 ` Krzysztof Kozlowski
2024-10-14 13:09 ` Qiang Yu
2024-10-14 9:02 ` Manivannan Sadhasivam
2024-10-14 9:26 ` Krzysztof Kozlowski
2024-10-14 9:41 ` Manivannan Sadhasivam
2024-10-14 13:09 ` Qiang Yu
2024-10-11 10:41 ` [PATCH v6 4/8] phy: qcom: qmp: Add phy register and clk setting for x1e80100 PCIe3 Qiang Yu
2024-10-11 10:41 ` [PATCH v6 5/8] clk: qcom: gcc-x1e80100: Fix halt_check for pipediv2 clocks Qiang Yu
2024-10-11 10:41 ` [PATCH v6 6/8] PCI: qcom: Fix the ops for SC8280X family SoC Qiang Yu
2024-10-11 13:36 ` Dmitry Baryshkov
2024-10-12 4:23 ` Manivannan Sadhasivam
2024-10-14 17:18 ` Bjorn Helgaas
2024-10-15 2:46 ` Qiang Yu
2024-10-11 10:41 ` [PATCH v6 7/8] PCI: qcom: Fix the cfg for X1E80100 SoC Qiang Yu
2024-10-11 13:37 ` Dmitry Baryshkov
2024-10-12 5:36 ` Manivannan Sadhasivam
2024-10-14 17:20 ` Bjorn Helgaas
2024-10-11 10:41 ` [PATCH v6 8/8] arm64: dts: qcom: x1e80100: Add support for PCIe3 on x1e80100 Qiang Yu
2024-10-16 20:42 ` Bjorn Andersson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=172911112246.3304.6611767988729887215.b4-ty@kernel.org \
--to=andersson@kernel.org \
--cc=abel.vesa@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mturquette@baylibre.com \
--cc=neil.armstrong@linaro.org \
--cc=quic_devipriy@quicinc.com \
--cc=quic_msarkar@quicinc.com \
--cc=quic_qianyu@quicinc.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox