From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: Geert Uytterhoeven <geert+renesas@glider.be>
Cc: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>,
linux-clk@vger.kernel.org, linux-renesas-soc@vger.kernel.org
Subject: Re: [PATCH 00/13] clk: renesas: Miscellaneous fixes
Date: Thu, 29 Nov 2018 14:31:03 +0200 [thread overview]
Message-ID: <32174624.vDOvzGRv0l@avalon> (raw)
In-Reply-To: <20181129105008.10239-1-geert+renesas@glider.be>
Hi Geert,
On Thursday, 29 November 2018 12:49:55 EET Geert Uytterhoeven wrote:
> Hi Mike, Stephen, Laurent, Kieran,
>
> This patch series contains several fixes for the Renesas Clock drivers
> and DT bindings, and a small simplification:
> - Removal of non-existent clocks,
> - Addition of the CPEX clocks, which can be used a source for a timer
> (CMT1),
> - Correction of DU parent clocks.
> Most of these have been found by skimming the Hardware Manual Errata.
>
> This has been boot-tested on Salvator-X(S) (R-Car H3, M3-W, M3-N), Eagle
> (R-Car V3M), and Draak (R-Car D3), except for the DU parts.
> Testing of the DU on R-Car D3 and E3 would be appreciated, as the DU
> driver may have a workaround for the incorrect parent clock rates.
As explained in my review of 09/13, I believe the DU clock patches to both be
correct and have no effect for D3 and E3. No action is needed on the DU side,
there is no workaround for the incorrect frequency.
> I intend to queue this in clk-renesas-for-v4.21.
>
> Thanks!
>
> Geert Uytterhoeven (12):
> dt-bindings: clock: r8a7795: Remove CSIREF clock
> dt-bindings: clock: r8a7796: Remove CSIREF clock
> clk: renesas: r8a774a1: Add CPEX clock
> clk: renesas: r8a7795: Add CPEX clock
> clk: renesas: r8a7796: Add CPEX clock
> clk: renesas: r8a77965: Add CPEX clock
> clk: renesas: r8a77970: Add CPEX clock
> clk: renesas: r8a77995: Correct parent clock of DU
> clk: renesas: r8a77995: Remove non-existent VIN5-7 module clocks
> clk: renesas: r8a77995: Remove non-existent SSP clocks
> clk: renesas: r8a77995: Add missing CPEX clock
> clk: renesas: r8a77995: Simplify PLL3 multiplier/divider
>
> Takeshi Kihara (1):
> clk: renesas: r8a77990: Correct parent clock of DU
>
> drivers/clk/renesas/r8a774a1-cpg-mssr.c | 1 +
> drivers/clk/renesas/r8a7795-cpg-mssr.c | 1 +
> drivers/clk/renesas/r8a7796-cpg-mssr.c | 1 +
> drivers/clk/renesas/r8a77965-cpg-mssr.c | 1 +
> drivers/clk/renesas/r8a77970-cpg-mssr.c | 1 +
> drivers/clk/renesas/r8a77990-cpg-mssr.c | 4 ++--
> drivers/clk/renesas/r8a77995-cpg-mssr.c | 15 ++++++---------
> include/dt-bindings/clock/r8a7795-cpg-mssr.h | 2 +-
> include/dt-bindings/clock/r8a7796-cpg-mssr.h | 2 +-
> include/dt-bindings/clock/r8a77995-cpg-mssr.h | 5 +++--
> 10 files changed, 18 insertions(+), 15 deletions(-)
--
Regards,
Laurent Pinchart
next prev parent reply other threads:[~2018-11-29 12:30 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-29 10:49 [PATCH 00/13] clk: renesas: Miscellaneous fixes Geert Uytterhoeven
2018-11-29 10:49 ` [PATCH 01/13] dt-bindings: clock: r8a7795: Remove CSIREF clock Geert Uytterhoeven
2018-11-29 10:49 ` [PATCH 02/13] dt-bindings: clock: r8a7796: " Geert Uytterhoeven
2018-11-29 10:49 ` [PATCH 03/13] clk: renesas: r8a774a1: Add CPEX clock Geert Uytterhoeven
2018-11-29 10:49 ` [PATCH 04/13] clk: renesas: r8a7795: " Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 05/13] clk: renesas: r8a7796: " Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 06/13] clk: renesas: r8a77965: " Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 07/13] clk: renesas: r8a77970: " Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 08/13] clk: renesas: r8a77990: Correct parent clock of DU Geert Uytterhoeven
2018-11-29 12:25 ` Laurent Pinchart
2018-11-29 10:50 ` [PATCH 09/13] clk: renesas: r8a77995: " Geert Uytterhoeven
2018-11-29 12:28 ` Laurent Pinchart
2018-11-29 10:50 ` [PATCH 10/13] clk: renesas: r8a77995: Remove non-existent VIN5-7 module clocks Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 11/13] clk: renesas: r8a77995: Remove non-existent SSP clocks Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 12/13] clk: renesas: r8a77995: Add missing CPEX clock Geert Uytterhoeven
2018-11-29 10:50 ` [PATCH 13/13] clk: renesas: r8a77995: Simplify PLL3 multiplier/divider Geert Uytterhoeven
2018-11-29 12:31 ` Laurent Pinchart [this message]
2018-11-29 21:49 ` [PATCH 00/13] clk: renesas: Miscellaneous fixes Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=32174624.vDOvzGRv0l@avalon \
--to=laurent.pinchart@ideasonboard.com \
--cc=geert+renesas@glider.be \
--cc=kieran.bingham+renesas@ideasonboard.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox