public inbox for linux-coco@lists.linux.dev
 help / color / mirror / Atom feed
From: Dan Williams <dan.j.williams@intel.com>
To: Dionna Amalie Glaze <dionnaglaze@google.com>,
	Dan Williams <dan.j.williams@intel.com>
Cc: <linux-coco@lists.linux.dev>, Bjorn Helgaas <bhelgaas@google.com>,
	"Lukas Wunner" <lukas@wunner.de>,
	Samuel Ortiz <sameo@rivosinc.com>,
	"Alexey Kardashevskiy" <aik@amd.com>,
	Xu Yilun <yilun.xu@linux.intel.com>, <gregkh@linuxfoundation.org>,
	<linux-pci@vger.kernel.org>
Subject: Re: [PATCH v2 09/11] PCI/IDE: Report available IDE streams
Date: Fri, 25 Apr 2025 13:42:58 -0700	[thread overview]
Message-ID: <680bf3d2be818_1d5229490@dwillia2-xfh.jf.intel.com.notmuch> (raw)
In-Reply-To: <CAAH4kHZS+wOrP-R22bnFRPY10jZw7swxmAsPXegpBjuVvJxe1Q@mail.gmail.com>

Dionna Amalie Glaze wrote:
> On Mon, Mar 3, 2025 at 11:20 PM Dan Williams <dan.j.williams@intel.com> wrote:
> >
> > The limited number of link-encryption (IDE) streams that a given set of
> > host bridges supports is a platform specific detail. Provide
> > pci_ide_init_nr_streams() as a generic facility for either platform TSM
> > drivers, or PCI core native IDE, to report the number available streams.
> > After invoking pci_ide_init_nr_streams() an "available_secure_streams"
> > attribute appears in PCI host bridge sysfs to convey that count.
> >
> > Cc: Bjorn Helgaas <bhelgaas@google.com>
> > Cc: Lukas Wunner <lukas@wunner.de>
> > Cc: Samuel Ortiz <sameo@rivosinc.com>
> > Cc: Alexey Kardashevskiy <aik@amd.com>
> > Cc: Xu Yilun <yilun.xu@linux.intel.com>
> > Signed-off-by: Dan Williams <dan.j.williams@intel.com>
> > ---
> >  .../ABI/testing/sysfs-devices-pci-host-bridge      |   12 ++++
> >  drivers/pci/ide.c                                  |   58 ++++++++++++++++++++
> >  drivers/pci/pci.h                                  |    3 +
> >  drivers/pci/probe.c                                |   12 ++++
> >  include/linux/pci.h                                |    8 +++
> >  5 files changed, 92 insertions(+), 1 deletion(-)
> >
> > diff --git a/Documentation/ABI/testing/sysfs-devices-pci-host-bridge b/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
> > index 51dc9eed9353..4624469e56d4 100644
> > --- a/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
> > +++ b/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
> > @@ -20,6 +20,7 @@ What:         pciDDDD:BB/streamH.R.E:DDDD:BB:DD:F
> >  Date:          December, 2024
> >  Contact:       linux-pci@vger.kernel.org
> >  Description:
> > +<<<<<<< current
> 
> Drop?

Whoops, surprised checkpatch did not flag that.

> 
> >                 (RO) When a platform has established a secure connection, PCIe
> >                 IDE, between two Partner Ports, this symlink appears. The
> >                 primary function is to account the stream slot / resources
> > @@ -30,3 +31,14 @@ Description:
> >                 assigned Selective IDE Stream Register Block in the Root Port
> >                 and Endpoint, and H represents a platform specific pool of
> >                 stream resources shared by the Root Ports in a host bridge.
> > +
> > +What:          pciDDDD:BB/available_secure_streams
> > +Date:          December, 2024
> > +Contact:       linux-pci@vger.kernel.org
> > +Description:
> > +               (RO) When a host bridge has Root Ports that support PCIe IDE
> > +               (link encryption and integrity protection) there may be a
> > +               limited number of streams that can be used for establishing new
> > +               secure links. This attribute decrements upon secure link setup,
> > +               and increments upon secure link teardown. The in-use stream
> > +               count is determined by counting stream symlinks.
> 
> Please describe the expected form metavariables DDDD and BB will take.

I went ahead and folded the below into the preceding patch, and will add
another "See /sys/devices/pciDDDD:BB entry..." note.

diff --git a/Documentation/ABI/testing/sysfs-devices-pci-host-bridge b/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
index 51dc9eed9353..8ea48b7aa996 100644
--- a/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
+++ b/Documentation/ABI/testing/sysfs-devices-pci-host-bridge
@@ -5,8 +5,10 @@ Contact:	linux-pci@vger.kernel.org
 Description:
 		A PCI host bridge device parents a PCI bus device topology. PCI
 		controllers may also parent host bridges. The DDDD:BB format
-		conveys the PCI domain number and root bus number of the
-		host bridge.
+		conveys the PCI domain number and root bus number (in
+		hexadecimal) of the host bridge. Note that the domain number may
+		be larger than the 16-bits that the "DDDD" format implies for
+		emulated host-bridges.
 
 What:		pciDDDD:BB/firmware_node
 Date:		December, 2024
@@ -14,7 +16,9 @@ Contact:	linux-pci@vger.kernel.org
 Description:
 		(RO) Symlink to the platform firmware device object "companion"
 		of the host bridge. For example, an ACPI device with an _HID of
-		PNP0A08 (/sys/devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00).
+		PNP0A08 (/sys/devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00). See
+		/sys/devices/pciDDDD:BB entry for details about the DDDD:BB
+		format.
 
 What:		pciDDDD:BB/streamH.R.E:DDDD:BB:DD:F
 Date:		December, 2024
@@ -29,4 +33,6 @@ Description:
 		bus:BB device:DD function:F. Where R and E represent the
 		assigned Selective IDE Stream Register Block in the Root Port
 		and Endpoint, and H represents a platform specific pool of
-		stream resources shared by the Root Ports in a host bridge.
+		stream resources shared by the Root Ports in a host bridge.  See
+		/sys/devices/pciDDDD:BB entry for details about the DDDD:BB
+		format.

> > diff --git a/drivers/pci/ide.c b/drivers/pci/ide.c
> > index b2091f6260e6..0c72985e6a65 100644
> > --- a/drivers/pci/ide.c
> > +++ b/drivers/pci/ide.c
> > @@ -439,3 +439,61 @@ void pci_ide_stream_disable(struct pci_dev *pdev, struct pci_ide *ide)
> >         pci_write_config_dword(pdev, pos + PCI_IDE_SEL_CTL, 0);
> >  }
> >  EXPORT_SYMBOL_GPL(pci_ide_stream_disable);
> > +
> > +static ssize_t available_secure_streams_show(struct device *dev,
> > +                                            struct device_attribute *attr,
> > +                                            char *buf)
> > +{
> > +       struct pci_host_bridge *hb = to_pci_host_bridge(dev);
> > +       int avail;
> > +
> > +       if (hb->nr_ide_streams < 0)
> > +               return -ENXIO;
> > +
> > +       avail = hb->nr_ide_streams -
> > +               bitmap_weight(hb->ide_stream_map, hb->nr_ide_streams);
> > +       return sysfs_emit(buf, "%d\n", avail);
> > +}
> > +static DEVICE_ATTR_RO(available_secure_streams);
> > +
> > +static struct attribute *pci_ide_attrs[] = {
> > +       &dev_attr_available_secure_streams.attr,
> > +       NULL,
> > +};
> > +
> > +static umode_t pci_ide_attr_visible(struct kobject *kobj, struct attribute *a, int n)
> > +{
> > +       struct device *dev = kobj_to_dev(kobj);
> > +       struct pci_host_bridge *hb = to_pci_host_bridge(dev);
> > +
> > +       if (a == &dev_attr_available_secure_streams.attr)
> > +               if (hb->nr_ide_streams < 0)
> > +                       return 0;
> > +
> > +       return a->mode;
> > +}
> > +
> > +struct attribute_group pci_ide_attr_group = {
> > +       .attrs = pci_ide_attrs,
> > +       .is_visible = pci_ide_attr_visible,
> > +};
> > +
> > +/**
> > + * pci_init_nr_ide_streams() - size the pool of IDE Stream resources
> 
> /size/sets the size of/

Fixed.

> > + * @hb: host bridge boundary for the stream pool
> > + * @nr: number of streams
> > + *
> > + * Enable IDE Stream establishment by setting the number of stream
> > + * resources available at the host bridge. Platform init code must set
> > + * this before the first pci_ide_stream_alloc() call.
> 
> Is failing to call this a caught error by pci_ide_stream_alloc?

Good point, it should.

> > + *
> > + * The "PCI_IDE" symbol namespace is required because this is typically
> > + * a detail that is settled in early PCI init, i.e. only an expert or
> > + * test module should consume this export.
> 
> Perhaps start with "Expert use only"?

Updated it to:

@@ -480,17 +490,18 @@ struct attribute_group pci_ide_attr_group = {
 };
 
 /**
- * pci_ide_init_nr_streams() - size the pool of IDE Stream resources
+ * pci_ide_init_nr_streams() - sets size of the pool of IDE Stream resources
  * @hb: host bridge boundary for the stream pool
  * @nr: number of streams
  *
- * Enable IDE Stream establishment by setting the number of stream
- * resources available at the host bridge. Platform init code must set
- * this before the first pci_ide_stream_alloc() call.
+ * Platform PCI init and/or expert test module use only. Enable IDE
+ * Stream establishment by setting the number of stream resources
+ * available at the host bridge. Platform init code must set this before
+ * the first pci_ide_stream_alloc() call.
  *
  * The "PCI_IDE" symbol namespace is required because this is typically
- * a detail that is settled in early PCI init, i.e. only an expert or
- * test module should consume this export.
+ * a detail that is settled in early PCI init. I.e. this export is not
+ * for endpoint drivers.
  */

Thanks for the fixup suggestions.

  reply	other threads:[~2025-04-25 20:43 UTC|newest]

Thread overview: 44+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-03-04  7:14 [PATCH v2 00/11] PCI/TSM: Core infrastructure for PCI device security (TDISP) Dan Williams
2025-03-04  7:14 ` [PATCH v2 01/11] configfs-tsm: Namespace TSM report symbols Dan Williams
2025-03-05 10:11   ` Steven Price
2025-03-10 16:26   ` Sathyanarayanan Kuppuswamy
2025-03-10 22:19   ` Huang, Kai
2025-03-04  7:14 ` [PATCH v2 02/11] coco/guest: Move shared guest CC infrastructure to drivers/virt/coco/guest/ Dan Williams
2025-03-10 16:26   ` Sathyanarayanan Kuppuswamy
2025-03-10 22:57   ` Huang, Kai
2025-04-18 23:28     ` Dan Williams
2025-03-04  7:14 ` [PATCH v2 03/11] coco/tsm: Introduce a core device for TEE Security Managers Dan Williams
2025-03-04  7:14 ` [PATCH v2 04/11] PCI/IDE: Enumerate Selective Stream IDE capabilities Dan Williams
2025-03-11  5:46   ` Aneesh Kumar K.V
2025-03-11  6:33     ` Alexey Kardashevskiy
2025-04-25 21:03       ` Dan Williams
2025-03-04  7:14 ` [PATCH v2 05/11] PCI/TSM: Authenticate devices via platform TSM Dan Williams
2025-04-16  5:33   ` Aneesh Kumar K.V
2025-04-25 22:51     ` Dan Williams
2025-03-04  7:14 ` [PATCH v2 06/11] samples/devsec: Introduce a PCI device-security bus + endpoint sample Dan Williams
2025-03-11 14:17   ` [PATCH v2 06/11] samples/devsec: Introduce a PCI device-security Suzuki K Poulose
2025-03-11 14:45     ` [RESEND RFC PATCH 1/3] pci: ide: Fix build failure Suzuki K Poulose
2025-03-11 14:46       ` [RESEND RFC PATCH 2/3] pci: generic-domains: Add helpers to alloc/free dynamic bus numbers Suzuki K Poulose
2025-03-11 14:46       ` [RESEND RFC PATCH 3/3] samples: devsec: Add support for PCI_DOMAINS_GENERIC Suzuki K Poulose
2025-04-20 18:29         ` Dan Williams
2025-04-22 15:45           ` Suzuki K Poulose
2025-05-13 10:18   ` [PATCH v2 06/11] samples/devsec: Introduce a PCI device-security bus + endpoint sample Zhi Wang
2025-03-04  7:14 ` [PATCH v2 07/11] PCI: Add PCIe Device 3 Extended Capability enumeration Dan Williams
2025-03-04  7:15 ` [PATCH v2 08/11] PCI/IDE: Add IDE establishment helpers Dan Williams
2025-03-04 20:44   ` kernel test robot
2025-03-05 12:32   ` kernel test robot
2025-03-11 10:51   ` Suzuki K Poulose
2025-04-19 17:50     ` Dan Williams
2025-03-18  3:18   ` Alexey Kardashevskiy
2025-04-25 21:42     ` Dan Williams
2025-04-21  6:13   ` Aneesh Kumar K.V
2025-04-25 16:29     ` Xu Yilun
2025-04-25 23:31     ` Dan Williams
2025-04-27  9:33       ` Aneesh Kumar K.V
2025-03-04  7:15 ` [PATCH v2 09/11] PCI/IDE: Report available IDE streams Dan Williams
2025-03-04 13:49   ` kernel test robot
2025-03-04 16:54   ` Dionna Amalie Glaze
2025-04-25 20:42     ` Dan Williams [this message]
2025-03-04  7:15 ` [PATCH v2 10/11] PCI/TSM: Report active " Dan Williams
2025-03-04  7:15 ` [PATCH v2 11/11] samples/devsec: Add sample IDE establishment Dan Williams
2025-05-07 10:47 ` [PATCH v2 00/11] PCI/TSM: Core infrastructure for PCI device security (TDISP) Zhi Wang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=680bf3d2be818_1d5229490@dwillia2-xfh.jf.intel.com.notmuch \
    --to=dan.j.williams@intel.com \
    --cc=aik@amd.com \
    --cc=bhelgaas@google.com \
    --cc=dionnaglaze@google.com \
    --cc=gregkh@linuxfoundation.org \
    --cc=linux-coco@lists.linux.dev \
    --cc=linux-pci@vger.kernel.org \
    --cc=lukas@wunner.de \
    --cc=sameo@rivosinc.com \
    --cc=yilun.xu@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox