From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: <ira.weiny@intel.com>
Cc: Dan Williams <dan.j.williams@intel.com>,
Alison Schofield <alison.schofield@intel.com>,
Vishal Verma <vishal.l.verma@intel.com>,
"Ben Widawsky" <ben.widawsky@intel.com>,
<linux-cxl@vger.kernel.org>
Subject: Re: [PATCH 2/3] cxl/mem: Report correct ram/pmem size in sysfs
Date: Fri, 11 Jun 2021 12:00:54 +0100 [thread overview]
Message-ID: <20210611120054.00007eb7@Huawei.com> (raw)
In-Reply-To: <20210611002224.1594913-3-ira.weiny@intel.com>
On Thu, 10 Jun 2021 17:22:23 -0700
<ira.weiny@intel.com> wrote:
> From: Ira Weiny <ira.weiny@intel.com>
>
> Memory devices may specify volatile only, persistent only, and
> partitionable space which when added together result in a total capacity.
>
> The partitionable space is configurable between volatile and persistent
> space. To account for the dynamic partitionable space the correct ram
> and pmem size information is reported in the Get Partition Info device
> command.
>
> Define cxl_mem_get_partition() and call it to retrieve the correct
> ram and pmem ranges sizes.
>
> Signed-off-by: Ira Weiny <ira.weiny@intel.com>
> ---
> drivers/cxl/pci.c | 97 +++++++++++++++++++++++++++++++++++++++++++----
> 1 file changed, 90 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c
> index 9995f97d3b28..bcc2829e4475 100644
> --- a/drivers/cxl/pci.c
> +++ b/drivers/cxl/pci.c
> @@ -1455,6 +1455,62 @@ static struct cxl_mbox_get_supported_logs *cxl_get_gsl(struct cxl_mem *cxlm)
> return ret;
> }
>
> +/**
> + * cxl_mem_get_partition_info - Set partition info
Having a function call _get_ that is documented as "Set" is somewhat unusual.
> + * @cxlm: The device to act on
> + * @active_volatile_cap_bytes: returned active volatile capacity; in bytes
> + * @active_persistent_cap_bytes: returned active persistent capacity; in bytes
> + * @next_volatile_cap_bytes: return next volatile capacity; in bytes
> + * @next_persistent_cap_bytes: return next persistent capacity; in bytes
> + *
> + * Retrieve the current partition info for the device specified. The active
> + * values are the current capacity in bytes. If not 0, the 'next' values are
> + * the pending values, in bytes, which take affect on next cold reset.
> + *
> + * Return: 0 if no error: or the result of the mailbox command.
> + *
> + * See CXL @8.2.9.5.2.1 Get Partition Info
> + */
> +int cxl_mem_get_partition_info(struct cxl_mem *cxlm,
> + u64 *active_volatile_cap_bytes,
> + u64 *active_persistent_cap_bytes,
> + u64 *next_volatile_cap_bytes,
> + u64 *next_persistent_cap_bytes)
> +{
> + struct cxl_mbox_get_partition_info {
> + u64 active_volatile_cap;
> + u64 active_persistent_cap;
> + u64 next_volatile_cap;
> + u64 next_persistent_cap;
> + } __packed pi;
> + int rc;
> +
> + /* On error report 0 */
This command is optional... See below.
> + *active_volatile_cap_bytes = 0;
> + *active_persistent_cap_bytes = 0;
> + *next_volatile_cap_bytes = 0;
> + *next_persistent_cap_bytes = 0;
> +
> + rc = cxl_mem_mbox_send_cmd(cxlm, CXL_MBOX_OP_GET_PARTITION_INFO,
> + NULL, 0, &pi, sizeof(pi));
> +
> + if (rc)
> + return rc;
> +
> + *active_volatile_cap_bytes = le64_to_cpu(pi.active_volatile_cap);
> + *active_persistent_cap_bytes = le64_to_cpu(pi.active_persistent_cap);
> + *next_volatile_cap_bytes = le64_to_cpu(pi.next_volatile_cap);
> + *next_persistent_cap_bytes = le64_to_cpu(pi.next_volatile_cap);
> +
> + *active_volatile_cap_bytes *= CXL_CAPACITY_MULTIPLIER;
> + *active_persistent_cap_bytes *= CXL_CAPACITY_MULTIPLIER;
> + *next_volatile_cap_bytes *= CXL_CAPACITY_MULTIPLIER;
> + *next_persistent_cap_bytes *= CXL_CAPACITY_MULTIPLIER;
> +
> + return 0;
> +}
> +EXPORT_SYMBOL_GPL(cxl_mem_get_partition_info);
> +
> /**
> * cxl_mem_enumerate_cmds() - Enumerate commands for a device.
> * @cxlm: The device.
> @@ -1573,20 +1629,45 @@ static int cxl_mem_identify(struct cxl_mem *cxlm)
> cxlm->persistent_cap_bytes,
> cxlm->partition_align_bytes);
>
> + cxlm->lsa_size = le32_to_cpu(id.lsa_size);
> + memcpy(cxlm->firmware_version, id.fw_revision, sizeof(id.fw_revision));
> +
> + return 0;
> +}
> +
> +static void cxl_mem_create_range_info(struct cxl_mem *cxlm)
> +{
> + u64 active_volatile_cap_bytes;
> + u64 active_persistent_cap_bytes;
> + u64 next_volatile_cap_bytes;
> + u64 next_persistent_cap_bytes;
> +
> + if (cxl_mem_get_partition_info(cxlm,
> + &active_volatile_cap_bytes,
> + &active_persistent_cap_bytes,
> + &next_volatile_cap_bytes,
> + &next_persistent_cap_bytes))
> + dev_err(&cxlm->pdev->dev, "Failed to query partition information\n");
> +
> + dev_dbg(&cxlm->pdev->dev, "Get Partition Info\n"
> + " active_volatile_cap_bytes = %#llx\n"
> + " active_persistent_cap_bytes = %#llx\n"
> + " next_volatile_cap_bytes = %#llx\n"
> + " next_persistent_cap_bytes = %#llx\n",
> + active_volatile_cap_bytes,
> + active_persistent_cap_bytes,
> + next_volatile_cap_bytes,
> + next_persistent_cap_bytes);
> +
> /*
> * TODO: enumerate DPA map, as 'ram' and 'pmem' do not alias.
> * For now, only the capacity is exported in sysfs
> */
> cxlm->ram_range.start = 0;
> - cxlm->ram_range.end = cxlm->volatile_cap_bytes - 1;
> + cxlm->ram_range.end = active_volatile_cap_bytes - 1;
This change looks to wipe out the valid settings on a device
that only does fixed allocations to pmem vs volatile.
>
> cxlm->pmem_range.start = 0;
> - cxlm->pmem_range.end = cxlm->persistent_cap_bytes - 1;
> -
> - cxlm->lsa_size = le32_to_cpu(id.lsa_size);
> - memcpy(cxlm->firmware_version, id.fw_revision, sizeof(id.fw_revision));
> -
> - return 0;
> + cxlm->pmem_range.end = active_persistent_cap_bytes - 1;
> }
>
> static int cxl_mem_probe(struct pci_dev *pdev, const struct pci_device_id *id)
> @@ -1618,6 +1699,8 @@ static int cxl_mem_probe(struct pci_dev *pdev, const struct pci_device_id *id)
> if (rc)
> return rc;
>
> + cxl_mem_create_range_info(cxlm);
> +
> return cxl_mem_add_memdev(cxlm);
> }
>
next prev parent reply other threads:[~2021-06-11 11:01 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-11 0:22 [PATCH 0/3] Query and use Partition Info ira.weiny
2021-06-11 0:22 ` [PATCH 1/3] cxl/pci: Store memory capacity values ira.weiny
2021-06-11 17:18 ` Ben Widawsky
2021-06-11 17:26 ` Dan Williams
2021-06-11 17:50 ` Ben Widawsky
2021-06-11 19:58 ` Ira Weiny
2021-06-11 0:22 ` [PATCH 2/3] cxl/mem: Report correct ram/pmem size in sysfs ira.weiny
2021-06-11 11:00 ` Jonathan Cameron [this message]
2021-06-11 15:59 ` Ira Weiny
2021-06-11 17:14 ` Dan Williams
2021-06-11 19:59 ` Ira Weiny
2021-06-11 0:22 ` [PATCH 3/3] cxl/mem: Add partition information to sysfs ira.weiny
2021-06-11 11:05 ` Jonathan Cameron
2021-06-11 17:26 ` Ben Widawsky
2021-06-11 20:09 ` Ira Weiny
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210611120054.00007eb7@Huawei.com \
--to=jonathan.cameron@huawei.com \
--cc=alison.schofield@intel.com \
--cc=ben.widawsky@intel.com \
--cc=dan.j.williams@intel.com \
--cc=ira.weiny@intel.com \
--cc=linux-cxl@vger.kernel.org \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox