From: Terry Bowman <Terry.Bowman@amd.com>
To: alison.schofield@intel.com, vishal.l.verma@intel.com,
dave.jiang@intel.com, ira.weiny@intel.com, bwidawsk@kernel.org,
dan.j.williams@intel.com
Cc: linux-cxl@vger.kernel.org, linux-kernel@vger.kernel.org,
bhelgaas@google.com, rafael@kernel.org, lenb@kernel.org,
Jonathan.Cameron@huawei.com, dave@stgolabs.net, rrichter@amd.com
Subject: Re: [PATCH 0/5] cxl: Log downport PCIe AER and CXL RAS error information
Date: Fri, 21 Oct 2022 14:02:15 -0500 [thread overview]
Message-ID: <48abdeca-3a38-6893-f375-5e50b58a2d44@amd.com> (raw)
In-Reply-To: <20221021185615.605233-1-terry.bowman@amd.com>
s/PATCH/RFC/
On 10/21/22 13:56, Terry Bowman wrote:
> This patchset adds CXL downport PCI AER and CXL RAS logging to the CXL
> error handling. This is necessary for communicating CXL HW issues to users.
> The included patches find and cache pointers to the AER and CXL RAS PCIe
> capability structures. The cached pointers are then used to display the
> error information in a later patch. These changes follow the CXL
> specification, Chapter 8 'Control and Status Registers'.[1]
>
> The first patch enables CXL1.1 RCD support through the ACPI _OSC support
> method.
>
> The 2nd and 3rd patches find and map PCIe AER and CXL RAS capabilities.
>
> The 4th patch enables AER error reporting.
>
> The 5th patch adds functionality to log the PCIe AER and RAS capabilities.
>
> TODO work remains to consolidate the HDM and CXL RAS register mapping
> (patch#3). The current CXL RAS register mapping will be replaced to reuse
> cxl_probe_component_regs() function as David Jiang and Alison Schofield
> upstreamed. Should the same be done for the AER registers (patch#2)? The
> AER registers are not in the component register block but are instead in
> the downport and upport (RCRB).
>
> TODO work remains to add support for upports in some cases here where
> downport is addressed. For instance, will need another aer_map to support
> upport AER ?
>
> TODO work to support CXL2.0. Should be trivial since aer_cap and aer_stats
> is member of 'struct pci_dev'.
>
> Base is from: https://patchwork.kernel.org/project/cxl/list/?series=686272
>
> [1] - https://www.computeexpresslink.org/spec-landing
>
> Terry Bowman (5):
> cxl/acpi: Set ACPI's CXL _OSC to indicate CXL1.1 support
> cxl/pci: Discover and cache pointer to RCD dport's PCIe AER capability
> cxl/pci: Discover and cache pointer to RCD dport's CXL RAS registers
> cxl/pci: Enable RCD dport AER reporting
> cxl/pci: Log CXL device's PCIe AER and CXL RAS error information
>
> drivers/acpi/pci_root.c | 1 +
> drivers/cxl/acpi.c | 56 +++++++
> drivers/cxl/core/regs.c | 1 +
> drivers/cxl/cxl.h | 13 ++
> drivers/cxl/cxlmem.h | 3 +
> drivers/cxl/mem.c | 2 +
> drivers/cxl/pci.c | 319 ++++++++++++++++++++++++++++++++++++++++
> drivers/pci/pcie/aer.c | 45 +++++-
> include/linux/pci.h | 4 +
> 9 files changed, 443 insertions(+), 1 deletion(-)
>
next prev parent reply other threads:[~2022-10-21 19:02 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-21 18:56 [PATCH 0/5] cxl: Log downport PCIe AER and CXL RAS error information Terry Bowman
2022-10-21 18:56 ` [PATCH 1/5] cxl/acpi: Set ACPI's CXL _OSC to indicate CXL1.1 support Terry Bowman
2022-10-21 22:39 ` Dan Williams
2022-10-25 16:23 ` Terry Bowman
2022-10-21 18:56 ` [PATCH 2/5] cxl/pci: Discover and cache pointer to RCD dport's PCIe AER capability Terry Bowman
2022-10-22 21:45 ` Dan Williams
2022-10-25 16:42 ` Terry Bowman
2022-10-25 18:21 ` Dan Williams
2022-10-27 14:52 ` Bjorn Helgaas
2022-10-28 14:38 ` Terry Bowman
2022-10-21 18:56 ` [PATCH 3/5] cxl/pci: Discover and cache pointer to RCD dport's CXL RAS registers Terry Bowman
2022-10-22 22:44 ` Dan Williams
2022-10-26 19:01 ` Terry Bowman
2022-10-27 20:32 ` Dan Williams
2022-10-31 16:17 ` Terry Bowman
2022-10-28 12:53 ` Ariel.Sibley
2022-10-28 14:46 ` Terry Bowman
2022-10-21 18:56 ` [PATCH 4/5] cxl/pci: Enable RCD dport AER reporting Terry Bowman
2022-10-21 18:56 ` [PATCH 5/5] cxl/pci: Log CXL device's PCIe AER and CXL RAS error information Terry Bowman
2022-10-24 15:14 ` Jonathan Cameron
2022-10-27 21:30 ` Bjorn Helgaas
2022-10-21 19:02 ` Terry Bowman [this message]
2022-10-28 12:30 ` [PATCH 0/5] cxl: Log downport " Ariel.Sibley
2022-10-28 14:29 ` Terry Bowman
2022-10-28 16:37 ` Ariel.Sibley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=48abdeca-3a38-6893-f375-5e50b58a2d44@amd.com \
--to=terry.bowman@amd.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=alison.schofield@intel.com \
--cc=bhelgaas@google.com \
--cc=bwidawsk@kernel.org \
--cc=dan.j.williams@intel.com \
--cc=dave.jiang@intel.com \
--cc=dave@stgolabs.net \
--cc=ira.weiny@intel.com \
--cc=lenb@kernel.org \
--cc=linux-cxl@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=rafael@kernel.org \
--cc=rrichter@amd.com \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox