From: sashiko-bot@kernel.org
To: "Abel Vesa" <abel.vesa@oss.qualcomm.com>
Cc: krzk+dt@kernel.org, robh@kernel.org, conor+dt@kernel.org,
devicetree@vger.kernel.org
Subject: Re: [PATCH 1/2] arm64: dts: qcom: Add Eliza CQS SoM platform
Date: Fri, 15 May 2026 16:24:50 +0000 [thread overview]
Message-ID: <20260515162450.E0A77C2BCB0@smtp.kernel.org> (raw)
In-Reply-To: <20260515-eliza-dts-qcs-evk-v1-1-7169d78a33e1@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [High] The `&sdhc_1` node for the eMMC is missing the `bus-width = <8>;` property.
- [Low] The included file `pm7550ba-eliza.dtsi` does not exist in the source tree.
--
commit 6e3e74db281e2d9041b4de6ba9def363654c871e
Author: Abel Vesa <abel.vesa@oss.qualcomm.com>
arm64: dts: qcom: Add Eliza CQS SoM platform
This commit adds the Eliza CQS SoM DTSI so it can be included by the EVK
base board DTS. It describes the regulators and board clocks, and enables
eMMC support alongside the ADSP firmware and remoteproc.
> diff --git a/arch/arm64/boot/dts/qcom/eliza-cqs-som.dtsi b/arch/arm64/boot/dts/qcom/eliza-cqs-som.dtsi
> new file mode 100644
> index 0000000000000..5e0f9c1698f88
> --- /dev/null
> +++ b/arch/arm64/boot/dts/qcom/eliza-cqs-som.dtsi
> @@ -0,0 +1,388 @@
> +// SPDX-License-Identifier: BSD-3-Clause
> +/*
> + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
> + */
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
> +#include <dt-bindings/regulator/qcom,rpmh-regulator.h>
> +
> +#include "eliza.dtsi"
> +#include "pm7550ba-eliza.dtsi"
Are we missing a file in this patch series?
The pm7550ba-eliza.dtsi include does not appear to exist in the repository
or in the submitted patches, which will result in a build failure.
[ ... ]
> +&sdhc_1 {
> + vmmc-supply = <&vreg_l12b>;
> + vqmmc-supply = <&vreg_l1d>;
> + pinctrl-0 = <&sdc1_default>;
> + pinctrl-1 = <&sdc1_sleep>;
> + pinctrl-names = "default", "sleep";
> + mmc-hs400-1_8v;
Does this node require an explicit bus-width property for the eMMC?
The node enables mmc-hs400-1_8v, which strictly requires an 8-bit data bus.
Without setting bus-width = <8>, the MMC core will default to a 1-bit bus.
Could this prevent HS400 mode from functioning and degrade storage
performance?
> + mmc-hs200-1_8v;
> + non-removable;
> + supports-cqe;
> + no-sdio;
> + no-sd;
> +
> + status = "okay";
> +};
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260515-eliza-dts-qcs-evk-v1-0-7169d78a33e1@oss.qualcomm.com?part=1
next prev parent reply other threads:[~2026-05-15 16:24 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-15 16:01 [PATCH 0/2] arm64: dts: qcom: Add Eliza CQS EVK support Abel Vesa
2026-05-15 16:01 ` [PATCH 1/2] arm64: dts: qcom: Add Eliza CQS SoM platform Abel Vesa
2026-05-15 16:24 ` sashiko-bot [this message]
2026-05-15 16:01 ` [PATCH 2/2] arm64: dts: qcom: Add Eliza CQS EVK board Abel Vesa
2026-05-15 16:33 ` sashiko-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260515162450.E0A77C2BCB0@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=abel.vesa@oss.qualcomm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox