From: sashiko-bot@kernel.org
To: "Sumit Gupta" <sumitg@nvidia.com>
Cc: conor+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH v2 2/3] dt-bindings: memory: tegra264: Add full set of MC client IDs
Date: Mon, 18 May 2026 13:10:42 +0000 [thread overview]
Message-ID: <20260518131043.07CDCC2BCB7@smtp.kernel.org> (raw)
In-Reply-To: <20260518124306.2071481-3-sumitg@nvidia.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The macros for the XUSB HOST memory clients are incorrectly named as `XUSB_DEV`.
--
commit f7f5816878d7a2d26ed25199c9ab18008b75aa76
Author: Sumit Gupta <sumitg@nvidia.com>
dt-bindings: memory: tegra264: Add full set of MC client IDs
This commit adds the complete set of TEGRA264_MEMORY_CLIENT_* IDs
exposed by the Tegra264 memory controller.
> diff --git a/include/dt-bindings/memory/nvidia,tegra264.h b/include/dt-bindings/memory/nvidia,tegra264.h
> index 521405c01f84c..c65403a764134 100644
> --- a/include/dt-bindings/memory/nvidia,tegra264.h
> +++ b/include/dt-bindings/memory/nvidia,tegra264.h
[ ... ]
> @@ -108,16 +194,140 @@
> #define TEGRA264_MEMORY_CLIENT_PCIE5R 0xe2
> /* PCIE5/DMX4 Write clients */
> #define TEGRA264_MEMORY_CLIENT_PCIE5W 0xe3
[ ... ]
> /* UFS Read client */
> #define TEGRA264_MEMORY_CLIENT_UFSR 0x15c
> /* UFS write client */
> #define TEGRA264_MEMORY_CLIENT_UFSW 0x15d
> +/* XUSB HOST Read Client */
> +#define TEGRA264_MEMORY_CLIENT_XUSB_DEVR 0x166
> +/* XUSB HOST Write Client */
> +#define TEGRA264_MEMORY_CLIENT_XUSB_DEVW 0x167
Should these macros be named TEGRA264_MEMORY_CLIENT_XUSB_HOSTR and
TEGRA264_MEMORY_CLIENT_XUSB_HOSTW instead?
The inline comments document them as XUSB HOST clients, but the macro names
use DEV. Previous Tegra generations typically separate the host and device
endpoints using HOSTR/HOSTW and DEVR/DEVW.
Since device tree bindings constitute public ABI, could using DEV for the
host endpoints cause confusion for future drivers mapping the interconnect
paths?
> +/* XUSB SS0 Read Client */
> +#define TEGRA264_MEMORY_CLIENT_XUSB_DEV1R 0x168
> +/* XUSB SS1 Write Client */
> +#define TEGRA264_MEMORY_CLIENT_XUSB_DEV2W 0x169
[ ... ]
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260518124306.2071481-1-sumitg@nvidia.com?part=2
next prev parent reply other threads:[~2026-05-18 13:10 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-18 12:43 [PATCH v2 0/3] memory: tegra264: Add full set of MC clients Sumit Gupta
2026-05-18 12:43 ` [PATCH v2 1/3] memory: tegra264: Skip clients without bpmp_id or type Sumit Gupta
2026-05-18 12:43 ` [PATCH v2 2/3] dt-bindings: memory: tegra264: Add full set of MC client IDs Sumit Gupta
2026-05-18 13:10 ` sashiko-bot [this message]
2026-05-18 17:51 ` Sumit Gupta
2026-05-18 12:43 ` [PATCH v2 3/3] memory: tegra264: Add full set of MC clients Sumit Gupta
2026-05-18 13:33 ` sashiko-bot
2026-05-18 18:01 ` Sumit Gupta
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260518131043.07CDCC2BCB7@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=sumitg@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox