Devicetree
 help / color / mirror / Atom feed
From: Jonathan Cameron <jic23@kernel.org>
To: "Erim, Salih" <salih.erim@amd.com>
Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
	git@amd.com, nuno.sa@analog.com, andy@kernel.org,
	dlechner@baylibre.com, michal.simek@amd.com,
	conall.ogriofa@amd.com, erimsalih@gmail.com,
	linux-iio@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 4/5] iio: adc: versal-sysmon: add threshold event support
Date: Thu, 21 May 2026 12:28:12 +0100	[thread overview]
Message-ID: <20260521122812.76a3487a@jic23-huawei> (raw)
In-Reply-To: <85c06df0-7cdf-4273-b033-9ec9dcd5781c@amd.com>

On Thu, 21 May 2026 00:15:12 +0100
"Erim, Salih" <salih.erim@amd.com> wrote:

> Hi Jonathan,
> 
> Thanks for the detailed guidance on the ABI constraints.
> I have studied a bit more and have a suggestion inline.
> 
> On 20/05/2026 10:37, Jonathan Cameron wrote:
> 
> > 
> >   
> >>>> +static int sysmon_write_event_value(struct iio_dev *indio_dev,
> >>>> +                                 const struct iio_chan_spec *chan,
> >>>> +                                 enum iio_event_type type,
> >>>> +                                 enum iio_event_direction dir,
> >>>> +                                 enum iio_event_info info, int val, int val2)
> >>>> +{
> >>>> +     struct sysmon *sysmon = iio_priv(indio_dev);
> >>>> +     unsigned int reg_val;
> >>>> +     u32 mask, shift;
> >>>> +     u32 raw_val;
> >>>> +     int offset;
> >>>> +     int ret;
> >>>> +
> >>>> +     guard(mutex)(&sysmon->lock);
> >>>> +
> >>>> +     if (chan->type == IIO_TEMP) {
> >>>> +             if (info == IIO_EV_INFO_VALUE) {
> >>>> +                     offset = sysmon_temp_thresh_offset(chan->address, dir);
> >>>> +                     if (offset < 0)
> >>>> +                             return offset;
> >>>> +                     sysmon_millicelsius_to_q8p7(&raw_val, val);
> >>>> +                     return regmap_write(sysmon->regmap, offset, raw_val);
> >>>> +             }
> >>>> +             if (info == IIO_EV_INFO_HYSTERESIS) {
> >>>> +                     mask = (chan->address == SYSMON_ADDR_OT_EVENT) ?
> >>>> +                             SYSMON_OT_HYST_BIT : SYSMON_TEMP_HYST_BIT;
> >>>> +                     shift = (chan->address == SYSMON_ADDR_OT_EVENT) ? 0 : 1;
> >>>> +                     if (val & ~1)  
> >>>
> >>> Just to confirm - this only has hysteresis values of 0 or 1?  That's unusually
> >>> small given hysteresis should be in same units as _raw.  
> >>
> >> You're right, this is wrong. The current code exposes a mode-select
> >> bit from ALARM_CONFIG (0 = window mode, 1 = hysteresis mode), not an
> >> actual hysteresis value.
> >>
> >> The hardware has independent upper and lower threshold registers for
> >> each temperature alarm (DEVICE_TEMP and OT), plus a mode bit in
> >> ALARM_CONFIG that selects between window mode (alarm on crossing
> >> either threshold) and hysteresis mode (upper triggers, lower clears).
> >> Since the hardware has a single alarm bit per temperature channel,
> >> even in window mode you can't distinguish which threshold was
> >> crossed. Hysteresis mode maps naturally to the IIO event model.
> >>
> >> I'll rework this as follows:
> >> - Hard-code ALARM_CONFIG to hysteresis mode during init (both
> >>     DEVICE_TEMP and OT)
> >> - Expose hysteresis as a writable value in millicelsius, stored in
> >>     the driver
> >> - Keep both rising (upper) and falling (lower) thresholds writable  
> >   
> >> - Couple the three attributes:
> >>       Write rising    -> recompute lower = upper - stored_hysteresis
> >>       Write falling   -> update stored_hysteresis = upper - lower
> >>       Write hysteresis -> recompute lower = upper - new_hysteresis
> >> - Read hysteresis returns the stored value
> >>
> >> This keeps full user control over both thresholds while exposing
> >> hysteresis as a proper temperature value, matching IIO semantics.
> >> Window mode support could be added later if needed without ABI
> >> changes.
> >>  
> > Not quite because that falling attribute is not in line with the ABI.
> > 
> > This needs a little hammering to fit in the oddly shaped hole of our ABI.
> > 
> > If you are sticking to hystersis only (not window mode) then you need
> > to expose it as rising threshold + hysteresis (not falling threshold as
> > there is no even triggered in that direction - unless you are doing something
> > nastier like triggering on both edges of the interrupt - in which case this
> > is very similar to window mode and for both event directions you'd need
> > to set the hysteresis to the difference between the threshold values).
> > 
> > If you do want to do window mode - that would be fine but you'd need
> > to then do a falling event where the enable sets the hysteresis reported
> > to 0.  Whether a write to hysteresis would then fail or we'd disable the
> > falling direction would need some discussion - the ABI doesn't constrain
> > that so it's a case of what is less likely to confuse a user.
> > 
> > Jonathan  
> 
> Understood. I'll go with pure hysteresis mode - no falling threshold.
> 
> The hardware has a single ISR bit per temperature channel (REG_ISR
> bits 8 and 9) that only tells us the temperature is "outside the
> threshold(s)," with no indication of direction.

For that we have a vague event with direction IIO_EV_DIR_EITHER.
Not the nicest of interfaces though as requires userspace to be
a little careful, in the case where there is shared event but
separate enables.

Anyhow, I'm happy not supporting it ;)

> In hysteresis mode
> the alarm asserts when temperature exceeds the upper threshold and
> clears when it drops below the lower, so the event is strictly
> rising, and the lower threshold is just the re-arm point.
> 
> So the event spec becomes a single entry with everything on
> IIO_EV_DIR_RISING:
> 
>      { IIO_EV_TYPE_THRESH, IIO_EV_DIR_RISING,
>        ENABLE | VALUE | HYSTERESIS }
> 
> giving thresh_rising_value, thresh_rising_en and
> thresh_rising_hysteresis. The pushed event will also use
> IIO_EV_DIR_RISING.
> 
> Hysteresis will be stored in millicelsius and initialized from
> the hardware registers at probe as (upper - lower). Writing the
> rising threshold or hysteresis recomputes the lower register
> internally. ALARM_CONFIG will be hard-coded to hysteresis mode
> during init.
> 
> Window mode can be added later without ABI breakage by introducing
> a IIO_EV_DIR_FALLING entry and enabling it would switch the hardware
> mode.
Perfect.

J
> 
> Salih
> 
> 


  reply	other threads:[~2026-05-21 11:28 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-02 11:19 [PATCH v2 0/5] iio: adc: add AMD/Xilinx Versal SysMon driver Salih Erim
2026-05-02 11:19 ` [PATCH v2 1/5] dt-bindings: iio: adc: add xlnx,versal-sysmon binding Salih Erim
2026-05-03 14:20   ` Krzysztof Kozlowski
2026-05-03 22:52     ` Salih Erim
2026-05-02 11:19 ` [PATCH v2 2/5] iio: adc: add Versal SysMon driver Salih Erim
2026-05-04 10:18   ` Andy Shevchenko
2026-05-04 15:50     ` Salih Erim
2026-05-05  7:12       ` Andy Shevchenko
2026-05-04 17:32   ` Jonathan Cameron
2026-05-04 19:26     ` Guenter Roeck
2026-05-12 11:35       ` Salih Erim
2026-05-16 10:20         ` Jonathan Cameron
2026-05-16 15:04           ` Guenter Roeck
2026-05-17 23:11             ` Erim, Salih
2026-05-28 12:02               ` Jonathan Cameron
2026-05-17 23:06           ` Erim, Salih
2026-05-02 11:19 ` [PATCH v2 3/5] iio: adc: versal-sysmon: add I2C driver Salih Erim
2026-05-04 10:25   ` Andy Shevchenko
2026-05-15 15:50     ` Erim, Salih
2026-05-02 11:19 ` [PATCH v2 4/5] iio: adc: versal-sysmon: add threshold event support Salih Erim
2026-05-04 10:52   ` Andy Shevchenko
2026-05-17 23:48     ` Erim, Salih
2026-05-04 17:44   ` Jonathan Cameron
2026-05-18 13:56     ` Erim, Salih
2026-05-20  9:37       ` Jonathan Cameron
2026-05-20 23:15         ` Erim, Salih
2026-05-21 11:28           ` Jonathan Cameron [this message]
2026-05-02 11:19 ` [PATCH v2 5/5] iio: adc: versal-sysmon: add oversampling support Salih Erim

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260521122812.76a3487a@jic23-huawei \
    --to=jic23@kernel.org \
    --cc=andy@kernel.org \
    --cc=conall.ogriofa@amd.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dlechner@baylibre.com \
    --cc=erimsalih@gmail.com \
    --cc=git@amd.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-iio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=michal.simek@amd.com \
    --cc=nuno.sa@analog.com \
    --cc=robh@kernel.org \
    --cc=salih.erim@amd.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox