Devicetree
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Taniya Das" <taniya.das@oss.qualcomm.com>
Cc: robh@kernel.org, devicetree@vger.kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v5 4/7] clk: qcom: videocc: Add video clock controller driver for Eliza
Date: Mon, 25 May 2026 11:59:49 +0000	[thread overview]
Message-ID: <20260525115950.381FE1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260525-eliza_mm_cc_v2-v5-4-a1d125619a5a@oss.qualcomm.com>

Thank you for your contribution! Sashiko AI review found 3 potential issue(s) to consider:
- [High] The `video_cc_eliza_desc` structure omits the `.use_rpm = true` flag (or explicit PM runtime enablement), leading to unpowered register access during probe.
- [Low] CLK_ELIZA_VIDEOCC sets 'default m if ARCH_QCOM', which is inconsistent with Kconfig conventions for Eliza clock controllers.
- [Low] CLK_ELIZA_VIDEOCC implements GDSCs but lacks an explicit 'select QCOM_GDSC' dependency.
--

commit 7f851311a4cc00578bd0ab62871977440dcab6e4
Author: Taniya Das <taniya.das@oss.qualcomm.com>

clk: qcom: videocc: Add video clock controller driver for Eliza

Add support for the video clock controller for video clients to be able
to request for videocc clocks on Eliza platform.

> diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig
> --- a/drivers/clk/qcom/Kconfig
> +++ b/drivers/clk/qcom/Kconfig
[ ... ]
> @@ -45,6 +45,16 @@ config CLK_ELIZA_TCSRCC
>  	  Support for the TCSR clock controller on Eliza devices.
>  	  Say Y if you want to use peripheral devices such as USB/PCIe/UFS.
>  
> +config CLK_ELIZA_VIDEOCC
> +	tristate "Eliza Video Clock Controller"
> +	depends on ARM64 || COMPILE_TEST
> +	select CLK_ELIZA_GCC

[Severity: Low]
Since this driver implements GDSCs (video_cc_mvs0_gdsc and
video_cc_mvs0c_gdsc), shouldn't it explicitly select QCOM_GDSC here?

While it may compile by transitively inheriting the dependency from
CLK_ELIZA_GCC, could this cause Kconfig unmet dependency warnings if the
GCC configuration changes in the future?

> +	default m if ARCH_QCOM

[Severity: Low]
Is this default configuration intentional?

This deviates from Kconfig conventions for the rest of the Eliza clock
controllers (like CLK_ELIZA_DISPCC, CLK_ELIZA_GCC, and CLK_ELIZA_TCSRCC)
which do not set default values and instead rely on defconfig for enablement.

> +	help
> +	  Support for the video clock controller on Eliza devices.
> +	  Say Y if you want to support video devices and functionality such as
> +	  video encode and decode.
> +
[ ... ]
> diff --git a/drivers/clk/qcom/videocc-eliza.c b/drivers/clk/qcom/videocc-eliza.c
> new file mode 100644
> --- /dev/null
> +++ b/drivers/clk/qcom/videocc-eliza.c
[ ... ]
> +static const struct qcom_cc_desc video_cc_eliza_desc = {
> +	.config = &video_cc_eliza_regmap_config,
> +	.clks = video_cc_eliza_clocks,
> +	.num_clks = ARRAY_SIZE(video_cc_eliza_clocks),
> +	.resets = video_cc_eliza_resets,
> +	.num_resets = ARRAY_SIZE(video_cc_eliza_resets),
> +	.gdscs = video_cc_eliza_gdscs,
> +	.num_gdscs = ARRAY_SIZE(video_cc_eliza_gdscs),
> +	.driver_data = &video_cc_eliza_driver_data,

[Severity: High]
Will omitting the .use_rpm flag (or explicit PM runtime enablement) cause a
synchronous external abort and hang the system during boot?

Multimedia clock controllers usually require their hardware power domains
(such as MMCX) to be enabled via PM runtime before their registers can be read
or written.

Without .use_rpm = true, qcom_cc_really_probe() skips calling
devm_pm_runtime_enable() and pm_runtime_resume_and_get(), which would cause
the subsequent initialization of PLLs and CBCRs to attempt register access on
unpowered hardware.

> +};
> +
> +static const struct of_device_id video_cc_eliza_match_table[] = {
> +	{ .compatible = "qcom,eliza-videocc" },
> +	{ }
> +};

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260525-eliza_mm_cc_v2-v5-0-a1d125619a5a@oss.qualcomm.com?part=4

  parent reply	other threads:[~2026-05-25 11:59 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-25 10:46 [PATCH v5 0/7] Add support for Video, Camera, Graphics clock controllers on Eliza Taniya Das
2026-05-25 10:46 ` [PATCH v5 1/7] dt-bindings: clock: qcom: Add video clock controller on Qualcomm Eliza SoC Taniya Das
2026-05-26  9:37   ` Krzysztof Kozlowski
2026-05-26 11:38     ` Taniya Das
2026-05-25 10:46 ` [PATCH v5 2/7] dt-bindings: clock: qcom: document the Eliza GPU Clock Controller Taniya Das
2026-05-25 10:46 ` [PATCH v5 3/7] dt-bindings: clock: qcom: Add support for CAMCC for Eliza Taniya Das
2026-05-25 11:26   ` sashiko-bot
2026-05-25 10:46 ` [PATCH v5 4/7] clk: qcom: videocc: Add video clock controller driver " Taniya Das
2026-05-25 11:07   ` Dmitry Baryshkov
2026-05-25 11:59   ` sashiko-bot [this message]
2026-05-25 10:46 ` [PATCH v5 5/7] clk: qcom: gpucc: Add GPU Clock Controller " Taniya Das
2026-05-25 11:07   ` Dmitry Baryshkov
2026-05-25 10:46 ` [PATCH v5 6/7] clk: qcom: camcc: Add support for camera clock controller " Taniya Das
2026-05-25 11:12   ` Dmitry Baryshkov
2026-05-26 11:38     ` Taniya Das
2026-05-25 13:04   ` sashiko-bot
2026-05-25 10:46 ` [PATCH v5 7/7] arm64: dts: qcom: eliza: Add support for MM clock controllers Taniya Das
2026-05-25 11:13   ` Dmitry Baryshkov
2026-05-25 11:13 ` [PATCH v5 0/7] Add support for Video, Camera, Graphics clock controllers on Eliza Dmitry Baryshkov
2026-05-26 11:40   ` Taniya Das

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260525115950.381FE1F000E9@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    --cc=taniya.das@oss.qualcomm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox