From: sashiko-bot@kernel.org
To: "Long Zhao" <longzhao@ambarella.com>
Cc: robh@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH v2 04/10] dt-bindings: pinctrl: add Ambarella CV75 pinctrl
Date: Thu, 06 Aug 2026 09:41:16 +0000 [thread overview]
Message-ID: <20260806094116.B6C3D1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260806-longzhao-upstream-cv75-v2-v2-4-6b09707c5fe9@ambarella.com>
Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [Medium] The pin configuration node schema (`^[a-z0-9-]+-pins$`) incorrectly uses `additionalProperties: false` alongside `$ref` schemas, and restrictively hardcodes `function` and `groups` exclusively to `uart0`.
- [Medium] The GPIO child node pattern (`^gpio@[0-9a-f]+$`) incorrectly uses `additionalProperties: false` while omitting a reference to standard GPIO schemas, blocking common GPIO properties.
--
--- Patch [4]: [PATCH v2 04/10] dt-bindings: pinctrl: add Ambarella CV75 pinctrl ---
commit 004945278e95f95e4ac87cc90d5d3bc4136ce194
Author: Long Zhao <longzhao@ambarella.com>
dt-bindings: pinctrl: add Ambarella CV75 pinctrl
This commit adds the Ambarella CV75 pin controller device tree binding,
which configures pin multiplexing, bias, and drive strength.
> diff --git a/Documentation/devicetree/bindings/pinctrl/ambarella,cv75-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/ambarella,cv75-pinctrl.yaml
> new file mode 100644
> index 0000000000000..3fa30b275e514
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pinctrl/ambarella,cv75-pinctrl.yaml
[ ... ]
> +patternProperties:
> + "^gpio@[0-9a-f]+$":
> + type: object
> + additionalProperties: false
[Severity: Medium]
Does this strict property boundary prevent the use of standard GPIO properties
like gpio-line-names or ngpios?
Setting additionalProperties to false without referencing
/schemas/gpio/gpio.yaml# typically causes validation to fail when these common
optional properties are used. Would unevaluatedProperties: false along with a
reference to the standard GPIO schema be more appropriate here?
[ ... ]
> + "^[a-z0-9-]+-pins$":
> + type: object
> + allOf:
> + - $ref: pinmux-node.yaml#
> + - $ref: pincfg-node.yaml#
> + additionalProperties: false
[Severity: Medium]
Does using additionalProperties: false here incorrectly restrict standard
properties inherited from the $ref schemas?
This usually requires workarounds like redeclaring properties such as
bias-disable. Would unevaluatedProperties: false be the correct approach when
using $ref schemas?
> +
> + properties:
> + function:
> + const: uart0
> +
> + groups:
> + $ref: /schemas/types.yaml#/definitions/string-array
> + items:
> + enum: [uart0tx, uart0rx]
[Severity: Medium]
Does this lock the schema strictly to uart0?
Hardcoding the function and groups like this appears to invalidate
configurations for any other hardware functions such as I2C, SPI, or GPIO,
causing device tree validation to fail for them.
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260806-longzhao-upstream-cv75-v2-v2-0-6b09707c5fe9@ambarella.com?part=4
next prev parent reply other threads:[~2026-08-06 9:41 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-06 9:34 [PATCH v2 00/10] Ambarella CV75 SoC minimal bring-up Long Zhao via B4 Relay
2026-08-06 9:34 ` [PATCH v2 01/10] dt-bindings: arm: add Ambarella CV75 platforms Long Zhao via B4 Relay
2026-08-07 6:00 ` Krzysztof Kozlowski
2026-08-06 9:34 ` [PATCH v2 02/10] dt-bindings: soc: add Ambarella secure scratchpad Long Zhao via B4 Relay
2026-08-07 6:01 ` Krzysztof Kozlowski
2026-08-07 8:29 ` Long Zhao
2026-08-06 9:34 ` [PATCH v2 03/10] dt-bindings: clock: add Ambarella CV75 RCT clock controller Long Zhao via B4 Relay
2026-08-06 9:42 ` sashiko-bot
2026-08-06 10:56 ` Rob Herring (Arm)
2026-08-07 6:02 ` Krzysztof Kozlowski
2026-08-06 9:34 ` [PATCH v2 04/10] dt-bindings: pinctrl: add Ambarella CV75 pinctrl Long Zhao via B4 Relay
2026-08-06 9:41 ` sashiko-bot [this message]
2026-08-07 6:06 ` Krzysztof Kozlowski
2026-08-06 9:34 ` [PATCH v2 05/10] dt-bindings: serial: add Ambarella UART Long Zhao via B4 Relay
2026-08-06 9:34 ` [PATCH v2 06/10] clk: ambarella: add CV75 CCU driver Long Zhao via B4 Relay
2026-08-06 9:45 ` sashiko-bot
2026-08-06 9:34 ` [PATCH v2 07/10] pinctrl: ambarella: add Ambarella pin controller Long Zhao via B4 Relay
2026-08-06 9:46 ` sashiko-bot
2026-08-07 17:45 ` Linus Walleij
2026-08-06 9:34 ` [PATCH v2 08/10] serial: ambarella: add Ambarella UART driver Long Zhao via B4 Relay
2026-08-06 9:49 ` sashiko-bot
2026-08-07 6:18 ` Jiri Slaby
2026-08-07 18:37 ` Linus Walleij
2026-08-06 9:34 ` [PATCH v2 09/10] arm64: ambarella: add ARCH_AMBARELLA and CV75 EVK DT Long Zhao via B4 Relay
2026-08-06 9:51 ` sashiko-bot
2026-08-07 6:11 ` Krzysztof Kozlowski
2026-08-06 9:34 ` [PATCH v2 10/10] MAINTAINERS: add ARM/AMBARELLA SoC support Long Zhao via B4 Relay
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260806094116.B6C3D1F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=longzhao@ambarella.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox