From: Colin Huang via B4 Relay <devnull+u8813345.gmail.com@kernel.org>
To: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Joel Stanley <joel@jms.id.au>,
Andrew Jeffery <andrew@codeconstruct.com.au>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org,
colin.huang2@amd.com, Colin Huang <u8813345@gmail.com>
Subject: [PATCH v5 14/15] ARM: dts: aspeed: anacapa: Use default SPI2 memory mapping
Date: Thu, 13 Aug 2026 19:59:44 +0800 [thread overview]
Message-ID: <20260813-anacapa-devlop-phase-devicetree-v5-14-c7058f63dc67@gmail.com> (raw)
In-Reply-To: <20260813-anacapa-devlop-phase-devicetree-v5-0-c7058f63dc67@gmail.com>
From: Colin Huang <u8813345@gmail.com>
Remove the board-specific SPI2 reg property override and rely on the
default SPI2 memory window definition provided by aspeed-g6.dtsi.
Signed-off-by: Colin Huang <u8813345@gmail.com>
---
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-evt1.dts | 1 -
1 file changed, 1 deletion(-)
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-evt1.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-evt1.dts
index f27ec52f9d56..d613b5b9d6b0 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-evt1.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-evt1.dts
@@ -1062,7 +1062,6 @@ &sgpiom0 {
// BIOS Flash
&spi2 {
- reg = <0x1e631000 0xc4>, <0x50000000 0x8000000>;
pinctrl-0 = <&pinctrl_spi2_default>;
pinctrl-names = "default";
--
2.34.1
next prev parent reply other threads:[~2026-08-13 12:00 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-13 11:59 [PATCH v5 00/15] ARM: dts: aspeed: anacapa: restructure devicetree for development-phase Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 01/15] dt-bindings: arm: aspeed: Add Anacapa EVT1 EVT2 DVT board Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 02/15] ARM: dts: aspeed: anacapa: Add EVT1 devicetree and point wrapper to it Colin Huang via B4 Relay
2026-08-13 12:10 ` sashiko-bot
2026-08-13 11:59 ` [PATCH v5 03/15] ARM: dts: aspeed: anacapa: Add EVT2 devicetree inheriting EVT1 Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 04/15] ARM: dts: aspeed: anacapa: Add DVT devicetree inheriting EVT2 Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 05/15] ARM: dts: aspeed: anacapa: Add additional EEPROM node for SCM Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 06/15] ARM: dts: aspeed: anacapa: Add eeprom device node for NFC adaptor board Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 07/15] ARM: dts: aspeed: anacapa: Align PDB fan GPIO numbering Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 08/15] ARM: dts: aspeed: anacapa: Enable MCTP and FRU for NIC Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 09/15] ARM: dts: aspeed: anacapa: evt2: Add shunt resistor values for HSC monitors Colin Huang via B4 Relay
2026-08-13 12:04 ` sashiko-bot
2026-08-13 11:59 ` [PATCH v5 10/15] ARM: dts: aspeed: anacapa: Add LPDB fuse monitor GPIO expander Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 11/15] ARM: dts: aspeed: anacapa: Simplify leakage GPIO line names Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 12/15] ARM: dts: aspeed: anacapa: Add SPI flash VCC supply Colin Huang via B4 Relay
2026-08-13 11:59 ` [PATCH v5 13/15] ARM: dts: aspeed: anacapa: fix dt-check-style strict violations Colin Huang via B4 Relay
2026-08-13 11:59 ` Colin Huang via B4 Relay [this message]
2026-08-13 11:59 ` [PATCH v5 15/15] ARM: dts: aspeed: anacapa: Remove redundant vhub pinctrl-names Colin Huang via B4 Relay
2026-08-13 15:12 ` [PATCH v5 00/15] ARM: dts: aspeed: anacapa: restructure devicetree for development-phase Tan Siewert
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260813-anacapa-devlop-phase-devicetree-v5-14-c7058f63dc67@gmail.com \
--to=devnull+u8813345.gmail.com@kernel.org \
--cc=andrew@codeconstruct.com.au \
--cc=colin.huang2@amd.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
--cc=u8813345@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox