From: sashiko-bot@kernel.org
To: "Grégoire Layet" <gregoire.layet@9elements.com>
Cc: conor+dt@kernel.org, robh@kernel.org, lee@kernel.org,
mfd@lists.linux.dev, devicetree@vger.kernel.org
Subject: Re: [PATCH v6 1/6] dt-bindings: serial: 8250: aspeed: add ast2600 and aspeed,vuart-over-pci
Date: Tue, 18 Aug 2026 10:41:25 +0000 [thread overview]
Message-ID: <20260818104125.8B6AC1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260818-aspeed-driver-v6-v6-1-fd7cc0b338ea@9elements.com>
Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [High] The schema incorrectly enforces `aspeed,ast2500-vuart` as a mandatory fallback for PCI-routed `aspeed,ast2600-vuart` devices, breaking backward compatibility.
- [Low] The schema lacks a mutual exclusivity constraint to forbid LPC-specific properties when the VUART is explicitly configured for PCI.
--
--- Patch [1]: [PATCH v6 1/6] dt-bindings: serial: 8250: aspeed: add ast2600 and aspeed,vuart-over-pci ---
commit f87e924205ddfd55af4d5f7799223f4c9c2ffb59
Author: Grégoire Layet <gregoire.layet@9elements.com>
dt-bindings: serial: 8250: aspeed: add ast2600 and aspeed,vuart-over-pci
The ASPEED AST2600 can be used as a PCI device with 2 Virtual UARTs
accessible over PCI. This commit adds bindings for ast2600-vuart and
a boolean property for using VUART over PCI.
> diff --git a/Documentation/devicetree/bindings/serial/8250.yaml b/Documentation/devicetree/bindings/serial/8250.yaml
> index bb7b9c87a8072..8dd4b7af0c0d2 100644
> --- a/Documentation/devicetree/bindings/serial/8250.yaml
> +++ b/Documentation/devicetree/bindings/serial/8250.yaml
[ ... ]
> - if:
> anyOf:
> - required:
> - aspeed,sirq-polarity-sense
> then:
> properties:
> compatible:
> const: aspeed,ast2500-vuart
> + - if:
> + required:
> + - aspeed,vuart-over-pci
> + then:
> + required:
> + - aspeed,scu-syscon
[Severity: Low]
Does this allow logically contradictory device trees to pass schema
validation?
The VUART must be routed either over PCI or LPC, as UART FIFOs cannot
be safely shared between two concurrent host interfaces.
Should mutual exclusivity constraints be added here to reject
aspeed,lpc-io-reg and aspeed,lpc-interrupts when PCI mode is active?
> + properties:
> + compatible:
> + contains:
> + const: aspeed,ast2600-vuart
> + else:
> + properties:
> + aspeed,scu-syscon: false
[ ... ]
> @@ -106,6 +128,9 @@ properties:
> - const: ns16850
> - const: aspeed,ast2400-vuart
> - const: aspeed,ast2500-vuart
> + - items:
> + - const: aspeed,ast2600-vuart
> + - const: aspeed,ast2500-vuart
[Severity: High]
Could this result in a regression if an older kernel boots and matches
the fallback?
An older kernel's aspeed_vuart_probe() driver does not recognize
aspeed,vuart-over-pci. It will fall back to its default LPC settings,
programming the VUART to route to the LPC bus at I/O port 0x3f8.
This fails to enable the intended PCI communication and actively drives
the LPC bus, potentially causing hardware conflicts or host crashes if
another device already occupies 0x3f8 on the LPC bus.
Should the fallback be omitted when aspeed,vuart-over-pci is set?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260818-aspeed-driver-v6-v6-0-fd7cc0b338ea@9elements.com?part=1
next prev parent reply other threads:[~2026-08-18 10:41 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-18 10:29 [PATCH v6 0/6] soc: aspeed: Add BMC and host driver for PCIe BMC device Grégoire Layet
2026-08-18 10:29 ` [PATCH v6 1/6] dt-bindings: serial: 8250: aspeed: add ast2600 and aspeed,vuart-over-pci Grégoire Layet
2026-08-18 10:41 ` sashiko-bot [this message]
2026-08-18 10:29 ` [PATCH v6 2/6] serial: 8250_aspeed_vuart: add aspeed,ast2600-vuart compatible string Grégoire Layet
2026-08-18 10:43 ` sashiko-bot
2026-08-18 10:29 ` [PATCH v6 3/6] serial: 8250_aspeed_vuart: add VUART over PCI Grégoire Layet
2026-08-18 10:40 ` sashiko-bot
2026-08-18 10:29 ` [PATCH v6 4/6] mfd: aspeed-pci-core: add AST2600 PCIe BMC device driver Grégoire Layet
2026-08-18 10:40 ` sashiko-bot
2026-08-18 10:29 ` [PATCH v6 5/6] ARM: dts: aspeed: g6: Change vuart compatible string for ast2600 Grégoire Layet
2026-08-18 10:39 ` sashiko-bot
2026-08-18 10:29 ` [PATCH v6 6/6] ARM: dts: aspeed: g6: add aspeed,vuart-over-pci prop to vuart3 and 4 Grégoire Layet
2026-08-18 10:46 ` sashiko-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260818104125.8B6AC1F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gregoire.layet@9elements.com \
--cc=lee@kernel.org \
--cc=mfd@lists.linux.dev \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox