From: sashiko-bot@kernel.org
To: "Bartosz Golaszewski" <bartosz.golaszewski@oss.qualcomm.com>
Cc: robh@kernel.org, devicetree@vger.kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v3 2/2] arm64: dts: qcom: nord: wire up GPI DMA for QUP I2C/SPI engines
Date: Thu, 24 Sep 2026 12:19:53 +0000 [thread overview]
Message-ID: <20260924121953.A69751F000FF@smtp.kernel.org> (raw)
In-Reply-To: <20260924-nord-gpi-dts-v3-2-74a85134699f@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] dts: qcom: incorrect SPI DMA properties assigned to UART nodes
--
commit a079d3bb22e267f160ba116fb91e4d6d5467e84e
Author: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
arm64: dts: qcom: nord: wire up GPI DMA for QUP I2C/SPI engines
This commit adds DMA phandles to I2C and SPI QUPv3 serial engine nodes in
the nord device tree.
> diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/nord.dtsi
> index bc48238050ecc..0ce5db7479199 100644
> --- a/arch/arm64/boot/dts/qcom/nord.dtsi
> +++ b/arch/arm64/boot/dts/qcom/nord.dtsi
[ ... ]
> @@ -1182,6 +1218,10 @@ uart0: serial@980000 {
> reg = <0x0 0x00980000 0x0 0x4000>;
> interrupts = <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>;
>
> + dmas = <&gpi_dma0 0 0 QCOM_GPI_SPI>,
> + <&gpi_dma0 1 0 QCOM_GPI_SPI>;
[Severity: Medium]
Is this SPI DMA configuration mistakenly applied to the UART node instead
of spi0?
The intended SPI node appears to be left without DMA support, which could
cause it to fall back to PIO mode or fail to initialize if DMA is strictly
required by a driver. Additionally, giving the UART node a DMA configuration
using the SPI protocol identifier (QCOM_GPI_SPI) might cause initialization
to fail or malfunction if a board enables uart0 and attempts to request these
DMA channels.
This same pattern appears to occur in the DMA additions for uart1, uart2,
uart3, uart7, uart8, uart11, and uart12 later in this file.
> + dma-names = "tx", "rx";
> +
> status = "disabled";
> };
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260924-nord-gpi-dts-v3-0-74a85134699f@oss.qualcomm.com?part=2
next prev parent reply other threads:[~2026-09-24 12:19 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-24 12:10 [PATCH v3 0/2] arm64: dts: qcom: nord: add GPI DMA nodes Bartosz Golaszewski
2026-09-24 12:10 ` [PATCH v3 1/2] arm64: dts: qcom: nord: add GPI DMA controller nodes Bartosz Golaszewski
2026-09-24 12:21 ` Abel Vesa
2026-09-24 12:22 ` sashiko-bot
2026-09-25 12:37 ` Konrad Dybcio
2026-09-29 6:27 ` Mukesh Savaliya
2026-09-24 12:10 ` [PATCH v3 2/2] arm64: dts: qcom: nord: wire up GPI DMA for QUP I2C/SPI engines Bartosz Golaszewski
2026-09-24 12:19 ` sashiko-bot [this message]
2026-09-24 12:21 ` Abel Vesa
2026-09-25 12:37 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260924121953.A69751F000FF@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=bartosz.golaszewski@oss.qualcomm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox