From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Sricharan Ramabadhran <quic_srichara@quicinc.com>,
agross@kernel.org, andersson@kernel.org,
konrad.dybcio@linaro.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, mturquette@baylibre.com,
sboyd@kernel.org, ulf.hansson@linaro.org,
linus.walleij@linaro.org, catalin.marinas@arm.com,
will@kernel.org, p.zabel@pengutronix.de,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Cc: Nitheesh Sekar <quic_nsekar@quicinc.com>,
Varadarajan Narayanan <quic_varada@quicinc.com>
Subject: Re: [PATCH V3 3/9] dt-bindings: pinctrl: qcom: Add support for ipq5018
Date: Sun, 16 Apr 2023 11:05:05 +0200 [thread overview]
Message-ID: <536ed00f-e252-c8d3-e3ae-9bb9bb79babe@linaro.org> (raw)
In-Reply-To: <1681468167-11689-4-git-send-email-quic_srichara@quicinc.com>
On 14/04/2023 12:29, Sricharan Ramabadhran wrote:
> Add device tree binding Documentation details for ipq5018
> pinctrl driver.
>
Thank you for your patch. There is something to discuss/improve.
> +
> + interrupt-controller: true
> + "#interrupt-cells": true
> + gpio-controller: true
> + "#gpio-cells": true
> + gpio-ranges: true
> + wakeup-parent: true
> +
> + gpio-reserved-ranges:
> + minItems: 1
> + maxItems: 33
24
(you cannot have more than 24...)
> +
> + gpio-line-names:
> + maxItems: 47
> +
> +patternProperties:
> + "-state$":
> + oneOf:
> + - $ref: "#/$defs/qcom-ipq5018-tlmm-state"
> + - patternProperties:
> + "-pins$":
> + $ref: "#/$defs/qcom-ipq5018-tlmm-state"
> + additionalProperties: false
> +
> +$defs:
> + qcom-ipq5018-tlmm-state:
> + type: object
> + description:
> + Pinctrl node's client devices use subnodes for desired pin configuration.
> + Client device subnodes use below standard properties.
> + $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state
> +
> + properties:
> + pins:
> + description:
> + List of gpio pins affected by the properties specified in this
> + subnode.
> + items:
> + pattern: "^gpio([0-9]|[1-3][0-9]|4[0-6])$"
> + minItems: 1
> + maxItems: 8
> +
> + function:
> + description:
> + Specify the alternative function to be configured for the specified
> + pins.
> +
> + enum: [ atest_char, audio_pdm0, audio_pdm1, audio_rxbclk, audio_rxd,
> + audio_rxfsync, audio_rxmclk, audio_txbclk, audio_txd,
> + audio_txfsync, audio_txmclk, blsp0_i2c, blsp0_spi, blsp0_uart0,
> + blsp0_uart1, blsp1_i2c0, blsp1_i2c1, blsp1_spi0, blsp1_spi1,
> + blsp1_uart0, blsp1_uart1, blsp1_uart2, blsp2_i2c0, blsp2_i2c1,
> + blsp2_spi, blsp2_spi0, blsp2_spi1, btss, burn0, burn1, cri_trng,
> + cri_trng0, cri_trng1, cxc_clk, cxc_data, dbg_out, eud_gpio,
> + gcc_plltest, gcc_tlmm, gpio, led0, led2, mac0, mac1, mdc, mdio,
> + pcie0_clk, pcie0_wake, pcie1_clk, pcie1_wake, pll_test,
> + prng_rosc, pwm0, pwm1, pwm2, pwm3, qdss_cti_trig_in_a0,
> + qdss_cti_trig_in_a1, qdss_cti_trig_in_b0, qdss_cti_trig_in_b1,
> + qdss_cti_trig_out_a0, qdss_cti_trig_out_a1,
> + qdss_cti_trig_out_b0, qdss_cti_trig_out_b1, qdss_traceclk_a,
> + qdss_traceclk_b, qdss_tracectl_a, qdss_tracectl_b,
> + qdss_tracedata_a, qdss_tracedata_b, qspi_clk, qspi_cs,
> + qspi_data, reset_out, sdc1_clk, sdc1_cmd, sdc1_data, wci_txd,
> + wci_rxd, wsa_swrm, wsi_clk3, wsi_data3, wsis_reset, xfem ]
> +
> + bias-pull-down: true
> + bias-pull-up: true
> + bias-disable: true
> + drive-strength: true
> + input-enable: true
> + output-high: true
> + output-low: true
Drop all these 7, especially that input-enable is not allowed explicitly.
> +
> + required:
> + - pins
> +
> + additionalProperties: false
Instead:
unevaluatedProperties: false
and put it after the $ref above. Just like recent changes in the next.
> +
> +required:
> + - compatible
> + - reg
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> + tlmm: pinctrl@1000000 {
> + compatible = "qcom,ipq5018-tlmm";
> + reg = <0x01000000 0x300000>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + gpio-ranges = <&tlmm 0 0 47>;
> + interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-controller;
> + #interrupt-cells = <2>;
> +
> + uart2-state {
> + pins = "gpio34", "gpio35";
> + function = "blsp2_uart";
Does not look like you tested the bindings. Please run `make
dt_binding_check` (see
Documentation/devicetree/bindings/writing-schema.rst for instructions).
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-04-16 9:05 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-14 10:29 [PATCH V3 0/9] Add minimal boot support for IPQ5018 Sricharan Ramabadhran
2023-04-14 10:29 ` [PATCH V3 1/9] dt-bindings: arm64: Add IPQ5018 clock and reset Sricharan Ramabadhran
2023-04-16 9:01 ` Krzysztof Kozlowski
2023-04-14 10:29 ` [PATCH V3 2/9] clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018 Sricharan Ramabadhran
2023-04-14 11:29 ` Konrad Dybcio
2023-04-14 12:18 ` Sricharan Ramabadhran
2023-04-14 10:29 ` [PATCH V3 3/9] dt-bindings: pinctrl: qcom: Add support for ipq5018 Sricharan Ramabadhran
2023-04-14 12:37 ` Rob Herring
2023-04-16 9:05 ` Krzysztof Kozlowski [this message]
2023-04-17 6:13 ` Sricharan Ramabadhran
2023-04-17 6:22 ` Krzysztof Kozlowski
2023-04-14 10:29 ` [PATCH V3 4/9] pinctrl: qcom: Add IPQ5018 pinctrl driver Sricharan Ramabadhran
2023-04-14 10:29 ` [PATCH V3 5/9] dt-bindings: qcom: Add ipq5018 bindings Sricharan Ramabadhran
2023-04-16 9:05 ` Krzysztof Kozlowski
2023-04-17 6:13 ` Sricharan Ramabadhran
2023-04-16 9:12 ` Krzysztof Kozlowski
2023-04-14 10:29 ` [PATCH V3 6/9] dt-bindings: firmware: document IPQ5018 SCM Sricharan Ramabadhran
2023-04-16 9:06 ` Krzysztof Kozlowski
2023-04-17 6:14 ` Sricharan Ramabadhran
2023-04-14 10:29 ` [PATCH V3 7/9] dt-bindings: mmc: sdhci-msm: Document the IPQ5018 compatible Sricharan Ramabadhran
2023-04-16 9:08 ` Krzysztof Kozlowski
2023-04-17 14:54 ` Ulf Hansson
2023-04-14 10:29 ` [PATCH V3 8/9] arm64: dts: Add ipq5018 SoC and rdp432-c2 board support Sricharan Ramabadhran
2023-04-14 11:31 ` Konrad Dybcio
2023-04-17 6:02 ` Sricharan Ramabadhran
2023-04-16 9:15 ` Krzysztof Kozlowski
2023-04-14 10:29 ` [PATCH V3 9/9] arm64: defconfig: Enable IPQ5018 SoC base configs Sricharan Ramabadhran
2023-04-16 9:07 ` [PATCH V3 0/9] Add minimal boot support for IPQ5018 Krzysztof Kozlowski
2023-04-17 4:50 ` Sricharan Ramabadhran
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=536ed00f-e252-c8d3-e3ae-9bb9bb79babe@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=quic_nsekar@quicinc.com \
--cc=quic_srichara@quicinc.com \
--cc=quic_varada@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox