From: Krishna Chaitanya Chundru <quic_krichai@quicinc.com>
To: Bjorn Helgaas <helgaas@kernel.org>
Cc: cros-qcom-dts-watchers@chromium.org,
"Bjorn Andersson" <andersson@kernel.org>,
"Konrad Dybcio" <konradybcio@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
quic_vbadigan@quicinc.com, quic_ramkri@quicinc.com,
quic_nitegupt@quicinc.com, quic_skananth@quicinc.com,
quic_vpernami@quicinc.com, quic_mrana@quicinc.com,
mmareddy@quicinc.com, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-pci@vger.kernel.org
Subject: Re: [PATCH 3/3] PCI: qcom: Enable ECAM feature based on config size
Date: Wed, 4 Dec 2024 07:56:54 +0530 [thread overview]
Message-ID: <5bb0d96d-0d11-99c2-a569-7c928e0ae4fe@quicinc.com> (raw)
In-Reply-To: <20241203185940.GA2910223@bhelgaas>
On 12/4/2024 12:29 AM, Bjorn Helgaas wrote:
> On Sun, Nov 17, 2024 at 03:30:20AM +0530, Krishna chaitanya chundru wrote:
>> Enable the ECAM feature if the config space size is equal to size required
>> to represent number of buses in the bus range property.
>>
>> The ELBI registers falls after the DBI space, so use the cfg win returned
>> from the ecam init to map these regions instead of doing the ioremap again.
>> ELBI starts at offset 0xf20 from dbi.
>>
>> On bus 0, we have only the root complex. Any access other than that should
>> not go out of the link and should return all F's. Since the IATU is
>> configured for bus 1 onwards, block the transactions for bus 0:0:1 to
>> 0:31:7 (i.e., from dbi_base + 4KB to dbi_base + 1MB) from going outside the
>> link through ecam blocker through parf registers.
>
> s/ecam/ECAM/
> s/dbi/DBI/
> s/IATU/iATU/ (Seems to be the convention? Also below)
> s/parf/PARF/ (I assume an initialism?)
>
> Use conventional format for PCI bus addresses ... I assume "0:0:1"
> means bus 0, device 0, function 1, which would normally be formatted
> as "00:00.1" (also below).
>
>> +static int qcom_pci_config_ecam_blocker(struct dw_pcie_rp *pp)
>> +{
>> + struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
>> + struct qcom_pcie *pcie = to_qcom_pcie(pci);
>> + u64 addr, addr_end;
>> + u32 val;
>> +
>> + /* Set the ECAM base */
>> + writel(lower_32_bits(pci->dbi_phys_addr), pcie->parf + PARF_ECAM_BASE);
>> + writel(upper_32_bits(pci->dbi_phys_addr), pcie->parf + PARF_ECAM_BASE_HI);
>> +
>> + /*
>> + * On bus 0, we have only the root complex. Any access other than that
>> + * should not go out of the link and should return all F's. Since the
>> + * IATU is configured for bus 1 onwards, block the transactions for
>> + * bus 0:0:1 to 0:31:7 (i.e from dbi_base + 4kb to dbi_base + 1MB) from
>> + * going outside the link.
>
> s/IATU/iATU/ to match other usage.
>
> Use conventional formatting of PCI bus/device/function addresses.
>
> Unless the root bus number is hard-wired to be zero, maybe this should
> say "root bus" instead of "bus 0"?
>
> There is no architected presence of a PCIe Root Complex as a PCI
> device. Maybe this should say "the only device on bus 0 is the *Root
> Port*"?
>
> Or maybe there's a PCI device with some sort of device-specific
> interface to Root Complex registers? But if that were the *only*
> device on bus 0, there would be no Root Port to reach other devices,
> so this doesn't seem likely.
>
>> +static bool qcom_pcie_check_ecam_support(struct device *dev)
>
> Rename to be an assertion that can be either true or false, e.g.,
> "ecam_supported". "Check" doesn't hint about what true/false mean.
>
>> +{
>> + struct platform_device *pdev = to_platform_device(dev);
>> + struct resource bus_range, *config_res;
>> + u64 bus_config_space_count;
>> + int ret;
>> +
>> + /* If bus range is not present, keep the bus range as maximum value */
>> + ret = of_pci_parse_bus_range(dev->of_node, &bus_range);
>> + if (ret) {
>> + bus_range.start = 0x0;
>> + bus_range.end = 0xff;
>> + }
>
> I would have thought the generic OF parsing would already default to
> [bus 00-ff]?
>
if there is no bus-range of_pci_parse_bus_range is not updating it[1],
the bus ranges is being updated to default value in
devm_of_pci_get_host_bridge_resources()[2]
[1]https://elixir.bootlin.com/linux/v6.12.1/source/drivers/pci/of.c#L193
[2]https://elixir.bootlin.com/linux/v6.12.1/source/drivers/pci/of.c#L347
- Krishna Chaitanya.
>> + config_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "config");
>> + if (!config_res)
>> + return false;
>
> Move of_pci_parse_bus_range() (if it's needed) down here so it's
> together with the use of the results. No point in calling it before
> looking for "config".
>
>> + bus_config_space_count = resource_size(config_res) >> PCIE_ECAM_BUS_SHIFT;
>> + if (resource_size(&bus_range) > bus_config_space_count)
>> + return false;
>> +
>> + return true;
>> +}
next prev parent reply other threads:[~2024-12-04 2:27 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-11-16 22:00 [PATCH 0/3] PCI: dwc: Add ECAM support with iATU configuration Krishna chaitanya chundru
2024-11-16 22:00 ` [PATCH 1/3] arm64: dts: qcom: sc7280: Increase config size to 256MB for ECAM feature Krishna chaitanya chundru
2024-12-02 15:06 ` Manivannan Sadhasivam
2024-12-04 1:58 ` Krishna Chaitanya Chundru
2024-12-05 16:11 ` Konrad Dybcio
2024-12-05 16:42 ` Bjorn Helgaas
2024-11-16 22:00 ` [PATCH 2/3] PCI: dwc: Add ECAM support with iATU configuration Krishna chaitanya chundru
2024-11-21 12:55 ` kernel test robot
2024-11-21 21:43 ` kernel test robot
2024-12-02 16:42 ` Manivannan Sadhasivam
2024-12-04 2:02 ` Krishna Chaitanya Chundru
2024-12-03 18:55 ` Bjorn Helgaas
2024-12-04 2:15 ` Krishna Chaitanya Chundru
2024-12-04 22:17 ` Bjorn Helgaas
2024-12-09 4:30 ` Krishna Chaitanya Chundru
2024-12-09 23:55 ` Bjorn Helgaas
2024-11-16 22:00 ` [PATCH 3/3] PCI: qcom: Enable ECAM feature based on config size Krishna chaitanya chundru
2024-12-02 16:53 ` Manivannan Sadhasivam
2024-12-04 2:18 ` Krishna Chaitanya Chundru
2024-12-03 18:59 ` Bjorn Helgaas
2024-12-04 2:26 ` Krishna Chaitanya Chundru [this message]
2024-12-04 22:40 ` Bjorn Helgaas
2024-12-09 4:39 ` Krishna Chaitanya Chundru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5bb0d96d-0d11-99c2-a569-7c928e0ae4fe@quicinc.com \
--to=quic_krichai@quicinc.com \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=devicetree@vger.kernel.org \
--cc=helgaas@kernel.org \
--cc=jingoohan1@gmail.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mmareddy@quicinc.com \
--cc=quic_mrana@quicinc.com \
--cc=quic_nitegupt@quicinc.com \
--cc=quic_ramkri@quicinc.com \
--cc=quic_skananth@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=quic_vpernami@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox