Devicetree
 help / color / mirror / Atom feed
From: Imran Shaik <imran.shaik@oss.qualcomm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
	Bjorn Andersson <andersson@kernel.org>,
	Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@kernel.org>,
	Brian Masney <bmasney@redhat.com>,
	Philipp Zabel <p.zabel@pengutronix.de>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Konrad Dybcio <konradybcio@kernel.org>,
	Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
	Taniya Das <taniya.das@oss.qualcomm.com>,
	Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
	linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	mohammad.rafi.shaik@oss.qualcomm.com
Subject: Re: [PATCH v2 4/4] arm64: dts: qcom: shikra: Add support for AudioCoreCC and AudioCoreCSR nodes
Date: Wed, 22 Jul 2026 16:33:21 +0530	[thread overview]
Message-ID: <7aa3a96b-d1ed-4686-b38a-85304ec61425@oss.qualcomm.com> (raw)
In-Reply-To: <gotzbjedro6lkzpk7xfszzymg4rd36jb3qojwlm5yelvi355za@jufl7tenh26b>



On 22-07-2026 11:54 am, Dmitry Baryshkov wrote:
> On Mon, Jul 13, 2026 at 06:01:34PM +0530, Imran Shaik wrote:
>>
>>
>> On 13-07-2026 05:44 pm, Konrad Dybcio wrote:
>>> On 7/13/26 2:07 PM, Imran Shaik wrote:
>>>>
>>>>
>>>> On 09-07-2026 05:30 pm, Konrad Dybcio wrote:
>>>>> On 7/8/26 8:25 PM, Imran Shaik wrote:
>>>>>> Add support for Audio Core Clock Controller (AudioCoreCC) and Audio Core
>>>>>> CSR nodes on Qualcomm Shikra SoC. The Audio Core Clocks and Resets support
>>>>>> differs across Shikra variants based on Audio subsystem enablement as
>>>>>> follows:
>>>>>> - CQM variant: The QAIF driver runs on HLOS, hence both clocks and resets
>>>>>> are required to be supported on HLOS.
>>>>>> - CQS variant: The QAIF driver runs on the Modem, and required clocks are
>>>>>> handled on Modem, so from HLOS only resets are needed.
>>>>>> - IQS variant: no soundwire codes, hence no clocks/resets are needed.
>>>>>>
>>>>>> Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
>>>>>> ---
>>>>>
>>>>> For the sake of simplification, can the resets be enabled
>>>>> globally by default?
>>>>>
>>>>
>>>> By default (PoR), those resets are under HW control. For audio use cases, software desserts/asserts for switching to SW control. Hence, these cannot be enabled globally by default.
>>>
>>> What does enabling the provider node have to do with changing the
>>> state of the resources?
>>>
>>
>> My bad, I interpreted it in wrong way.
>>
>> We have IQS variant, where we don't have the soundwire codes, and hence the
>> respective clocks/resets are not required to be supported. Due to this, I
>> have kept the status disabled, and enabling only where it is required.
> 
> Would it make sense to do it differently - disable them for the IQS?

Yeah, we can keep the audiocore_csr node enabled by default and disable
it in the IQS variant.

But Konrad suggested to keep it globally enabled and not disable in IQS 
variant for simplification since no one will consume those resets in the 
IQS variant and no functional impact.

Please suggest which approach to follow here.

> Is SoundWire not supported on the IQS at all or is it not a part of the
> EVK?
> 

As per my discussion with the Audio team, the IQS EVK board has no 
soundwire based audio codec connected. Actually, in the IQS hardware the 
AudioCoreCSR registers are present, but based on the Audio requirements 
we are not supporting it in IQS variant.

Thanks,
Imran

>>
>>> FWIW there's nothing like reset_sync_state
>>>
>>
>> Sure, I can keep the audiocore_csr node enabled by default.
>>
>>> Konrad
>>
> 


  reply	other threads:[~2026-07-22 11:03 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-08 18:25 [PATCH v2 0/4] clk: qcom: Add Audio Core clock controller support on Qualcomm Shikra SoC Imran Shaik
2026-07-08 18:25 ` [PATCH v2 1/4] clk: qcom: common: Register reset controller only when resets are present Imran Shaik
2026-07-09 10:18   ` Vladimir Zapolskiy
2026-07-09 10:28   ` Dmitry Baryshkov
2026-07-09 10:45   ` Konrad Dybcio
2026-07-08 18:25 ` [PATCH v2 2/4] dt-bindings: clock: qcom: Add Qualcomm Shikra AudioCoreCC and AudioCoreCSR Imran Shaik
2026-07-17 13:56   ` Rob Herring
2026-07-22  5:12     ` Imran Shaik
2026-07-08 18:25 ` [PATCH v2 3/4] clk: qcom: Add Audio Core clock controller support on Qualcomm Shikra SoC Imran Shaik
2026-07-09 10:28   ` Dmitry Baryshkov
2026-07-09 12:00   ` Konrad Dybcio
2026-07-12 22:21   ` Uwe Kleine-König
2026-07-08 18:25 ` [PATCH v2 4/4] arm64: dts: qcom: shikra: Add support for AudioCoreCC and AudioCoreCSR nodes Imran Shaik
2026-07-09 12:00   ` Konrad Dybcio
2026-07-13 12:07     ` Imran Shaik
2026-07-13 12:14       ` Konrad Dybcio
2026-07-13 12:31         ` Imran Shaik
2026-07-22  6:24           ` Dmitry Baryshkov
2026-07-22 11:03             ` Imran Shaik [this message]
2026-07-22 13:07               ` Dmitry Baryshkov
2026-07-09 12:01   ` Konrad Dybcio
2026-07-13 12:12     ` Imran Shaik

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=7aa3a96b-d1ed-4686-b38a-85304ec61425@oss.qualcomm.com \
    --to=imran.shaik@oss.qualcomm.com \
    --cc=ajit.pandey@oss.qualcomm.com \
    --cc=andersson@kernel.org \
    --cc=bmasney@redhat.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dmitry.baryshkov@oss.qualcomm.com \
    --cc=jagadeesh.kona@oss.qualcomm.com \
    --cc=konrad.dybcio@oss.qualcomm.com \
    --cc=konradybcio@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mohammad.rafi.shaik@oss.qualcomm.com \
    --cc=mturquette@baylibre.com \
    --cc=p.zabel@pengutronix.de \
    --cc=robh@kernel.org \
    --cc=sboyd@kernel.org \
    --cc=taniya.das@oss.qualcomm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox