From: Gopikrishna Garmidi <gopikrishna.garmidi@oss.qualcomm.com>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Sibi Sankar <sibi.sankar@oss.qualcomm.com>,
Pankaj Patil <pankaj.patil@oss.qualcomm.com>,
Rajendra Nayak <rajendra.nayak@oss.qualcomm.com>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/5] arm64: dts: qcom: Add Kalambo SoC
Date: Tue, 21 Jul 2026 12:04:08 +0530 [thread overview]
Message-ID: <7d5b6862-2222-4d40-9d16-7f21f158608a@oss.qualcomm.com> (raw)
In-Reply-To: <uxw2bm46atdaiyvyozfjvu2hlrc3lwqyvzsl4mt6o4jvx6bwds@nfc3dfzhrkxv>
On 7/21/2026 3:27 AM, Dmitry Baryshkov wrote:
> On Mon, Jul 20, 2026 at 08:34:36PM +0530, Gopikrishna Garmidi wrote:
>>
>> Hi Konrad,
>>
>> Thanks a lot for the review and for catching these
>>> On 7/18/26 2:06 PM, Gopikrishna Garmidi wrote:
>>>> Introduce support for the Qualcomm Kalambo SoC. It is derived from Mahua
>>>> with CPU cluster 0 removed, leaving it with just cluster 1. As a result,
>>>> the PDP mailbox and SCP low-priority register windows are updated to
>>>> match the reduced CPU complex. Everything else should work as-is.
>>>>
>>>> Add a label to the Glymur cluster0 cpu-map node to allow its removal on
>>>> derived SoCs.
>>>>
>>>> Signed-off-by: Gopikrishna Garmidi <gopikrishna.garmidi@oss.qualcomm.com>
>>>> ---
>>>> arch/arm64/boot/dts/qcom/glymur.dtsi | 2 +-
>>>> arch/arm64/boot/dts/qcom/kalambo.dtsi | 29 +++++++++++++++++++++++++++++
>>>> 2 files changed, 30 insertions(+), 1 deletion(-)
>>>>
>>>> diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qcom/glymur.dtsi
>>>> index 55d91c696a3a..f2feef362be5 100644
>>>> --- a/arch/arm64/boot/dts/qcom/glymur.dtsi
>>>> +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi
>>>> @@ -275,7 +275,7 @@ cpu17: cpu@20500 {
>>>> };
>>>> cpu-map {
>>>> - cluster0 {
>>>> + cpu_map_cluster0: cluster0 {
>>>
>>> I doubt the code that parses this will be happy about not
>>> being able to start from 'cluster0'
>>>
>>
>> Good catch, you're right. parse_cluster() in drivers/base/arch_topology.c
>> walks "cluster%d" starting at 0 and bails out on the first missing index, so
>> deleting cluster0 and leaving only cluster1 means the topology never gets
>> parsed at all.
>
> How was this patchset tested then?
>
>
Hi Dmitry,
This is a silent failure. On v1 the board boots normally and all 6 cores
come online, so a functional smoke test passes with nothing to flag. The
problem is only observable by instrumenting parse_cluster() in
drivers/base/arch_topology.c it walks cluster%d starting at index 0 and
stops at the first missing index. With cluster0 deleted and the
surviving cores left as cluster1, the scan finds nothing at cluster0 and
stops immediately:
DBGTOPO: depth=0 looking for child 'cluster0' under /cpus/cpu-map -> MISSING
DBGTOPO: depth=0 no child 'cluster0', STOP cluster scan (parsed 0
cluster(s))
parse_dt_topology() then fails and the kernel silently falls back to the
default topology — which is why it wasn't caught until I added these traces.
For v2 I'll re-add the surviving cores as cluster0 so the scan starts at
index 0.
Thanks,
Gopikrishna Garmidi
next prev parent reply other threads:[~2026-07-21 6:34 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-18 12:06 [PATCH 0/5] arm64: dts: qcom: Add Kalambo SoC and CRD Gopikrishna Garmidi
2026-07-18 12:06 ` [PATCH 1/5] dt-bindings: arm: qcom: Document Kalambo SoC and board Gopikrishna Garmidi
2026-07-18 12:13 ` sashiko-bot
2026-07-21 10:21 ` Krzysztof Kozlowski
2026-07-18 12:06 ` [PATCH 2/5] arm64: dts: qcom: Add Kalambo SoC Gopikrishna Garmidi
2026-07-18 12:17 ` sashiko-bot
2026-07-20 8:57 ` Konrad Dybcio
2026-07-20 15:04 ` Gopikrishna Garmidi
2026-07-20 15:41 ` Konrad Dybcio
2026-07-20 21:57 ` Dmitry Baryshkov
2026-07-21 6:34 ` Gopikrishna Garmidi [this message]
2026-07-18 12:06 ` [PATCH 3/5] arm64: dts: qcom: Add Kalambo CRD Gopikrishna Garmidi
2026-07-18 12:16 ` sashiko-bot
2026-07-27 11:23 ` Gopikrishna Garmidi
2026-07-20 8:58 ` Konrad Dybcio
2026-07-18 12:06 ` [PATCH 4/5] firmware: qcom: scm: Allow QSEECOM on " Gopikrishna Garmidi
2026-07-18 12:15 ` sashiko-bot
2026-07-20 8:52 ` Konrad Dybcio
2026-07-20 21:58 ` Dmitry Baryshkov
2026-07-18 12:06 ` [PATCH 5/5] soc: qcom: ubwc: Add Kalambo UBWC config Gopikrishna Garmidi
2026-07-20 8:52 ` Konrad Dybcio
2026-07-20 21:59 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7d5b6862-2222-4d40-9d16-7f21f158608a@oss.qualcomm.com \
--to=gopikrishna.garmidi@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pankaj.patil@oss.qualcomm.com \
--cc=rajendra.nayak@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sibi.sankar@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox