From: Stephan Gerhold <stephan@gerhold.net>
To: Volodymyr Babchuk <Volodymyr_Babchuk@epam.com>
Cc: "linux-arm-msm@vger.kernel.org" <linux-arm-msm@vger.kernel.org>,
"stable@vger.kernel.org" <stable@vger.kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
Bhupesh Sharma <bhupesh.sharma@linaro.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v3 1/2] arm64: dts: qcom: sa8155p-adp: fix SDHC2 CD pin configuration
Date: Fri, 12 Apr 2024 21:57:57 +0200 [thread overview]
Message-ID: <ZhmSRSY8CSUGC-FS@gerhold.net> (raw)
In-Reply-To: <20240412190310.1647893-1-volodymyr_babchuk@epam.com>
On Fri, Apr 12, 2024 at 07:03:25PM +0000, Volodymyr Babchuk wrote:
> There are two issues with SDHC2 configuration for SA8155P-ADP,
> which prevent use of SDHC2 and causes issues with ethernet:
>
> - Card Detect pin for SHDC2 on SA8155P-ADP is connected to gpio4 of
> PMM8155AU_1, not to SoC itself. SoC's gpio4 is used for DWMAC
> TX. If sdhc driver probes after dwmac driver, it reconfigures
> gpio4 and this breaks Ethernet MAC.
>
> - pinctrl configuration mentions gpio96 as CD pin. It seems it was
> copied from some SM8150 example, because as mentioned above,
> correct CD pin is gpio4 on PMM8155AU_1.
>
> This patch fixes both mentioned issues by providing correct pin handle
> and pinctrl configuration.
>
> Fixes: 0deb2624e2d0 ("arm64: dts: qcom: sa8155p-adp: Add support for uSD card")
> Cc: stable@vger.kernel.org
> Signed-off-by: Volodymyr Babchuk <volodymyr_babchuk@epam.com>
Thanks for making all the changes and fixing all these issues! FWIW:
Reviewed-by: Stephan Gerhold <stephan@gerhold.net>
>
> ---
>
> In v3:
> - Moved regulator changes to a separate patch
> - Renamed pinctrl node
> - Moved pinctrl node so it will appear in alphabetical order
> In v2:
> - Added "Fixes:" tag
> - CCed stable ML
> - Fixed pinctrl configuration
> - Extended voltage range for L13C voltage regulator
> ---
> arch/arm64/boot/dts/qcom/sa8155p-adp.dts | 30 ++++++++++--------------
> 1 file changed, 13 insertions(+), 17 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/qcom/sa8155p-adp.dts b/arch/arm64/boot/dts/qcom/sa8155p-adp.dts
> index 5e4287f8c8cd1..b2cf2c988336c 100644
> --- a/arch/arm64/boot/dts/qcom/sa8155p-adp.dts
> +++ b/arch/arm64/boot/dts/qcom/sa8155p-adp.dts
> @@ -367,6 +367,16 @@ queue0 {
> };
> };
>
> +&pmm8155au_1_gpios {
> + pmm8155au_1_sdc2_cd: sdc2-cd-default-state {
> + pins = "gpio4";
> + function = "normal";
> + input-enable;
> + bias-pull-up;
> + power-source = <0>;
> + };
> +};
> +
> &qupv3_id_1 {
> status = "okay";
> };
> @@ -384,10 +394,10 @@ &remoteproc_cdsp {
> &sdhc_2 {
> status = "okay";
>
> - cd-gpios = <&tlmm 4 GPIO_ACTIVE_LOW>;
> + cd-gpios = <&pmm8155au_1_gpios 4 GPIO_ACTIVE_LOW>;
> pinctrl-names = "default", "sleep";
> - pinctrl-0 = <&sdc2_on>;
> - pinctrl-1 = <&sdc2_off>;
> + pinctrl-0 = <&sdc2_on &pmm8155au_1_sdc2_cd>;
> + pinctrl-1 = <&sdc2_off &pmm8155au_1_sdc2_cd>;
> vqmmc-supply = <&vreg_l13c_2p96>; /* IO line power */
> vmmc-supply = <&vreg_l17a_2p96>; /* Card power line */
> bus-width = <4>;
> @@ -505,13 +515,6 @@ data-pins {
> bias-pull-up; /* pull up */
> drive-strength = <16>; /* 16 MA */
> };
> -
> - sd-cd-pins {
> - pins = "gpio96";
> - function = "gpio";
> - bias-pull-up; /* pull up */
> - drive-strength = <2>; /* 2 MA */
> - };
> };
>
> sdc2_off: sdc2-off-state {
> @@ -532,13 +535,6 @@ data-pins {
> bias-pull-up; /* pull up */
> drive-strength = <2>; /* 2 MA */
> };
> -
> - sd-cd-pins {
> - pins = "gpio96";
> - function = "gpio";
> - bias-pull-up; /* pull up */
> - drive-strength = <2>; /* 2 MA */
> - };
> };
>
> usb2phy_ac_en1_default: usb2phy-ac-en1-default-state {
> --
> 2.44.0
next prev parent reply other threads:[~2024-04-12 19:58 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-12 19:03 [PATCH v3 1/2] arm64: dts: qcom: sa8155p-adp: fix SDHC2 CD pin configuration Volodymyr Babchuk
2024-04-12 19:03 ` [PATCH v3 2/2] arm64: dts: qcom: sa8155p-adp: lower min volt for L13C regulator Volodymyr Babchuk
2024-04-12 19:53 ` Stephan Gerhold
2024-04-12 20:09 ` Volodymyr Babchuk
2024-04-12 19:57 ` Stephan Gerhold [this message]
2024-04-21 16:07 ` (subset) [PATCH v3 1/2] arm64: dts: qcom: sa8155p-adp: fix SDHC2 CD pin configuration Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZhmSRSY8CSUGC-FS@gerhold.net \
--to=stephan@gerhold.net \
--cc=Volodymyr_Babchuk@epam.com \
--cc=andersson@kernel.org \
--cc=bhupesh.sharma@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=stable@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox