From: Imran Shaik <imran.shaik@oss.qualcomm.com>
To: Krzysztof Kozlowski <krzk@kernel.org>
Cc: Bjorn Andersson <andersson@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Loic Poulain <loic.poulain@oss.qualcomm.com>,
Brian Masney <bmasney@redhat.com>,
Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
Taniya Das <taniya.das@oss.qualcomm.com>,
Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 06/13] clk: qcom: dispcc-qcm2290: Switch to DT index based clk lookup
Date: Sun, 21 Jun 2026 19:00:03 +0530 [thread overview]
Message-ID: <b4fae057-08bf-459b-a482-33ec81d88c9e@oss.qualcomm.com> (raw)
In-Reply-To: <20260605-aspiring-ambrosial-squirrel-a7ef63@quoll>
On 05-06-2026 03:58 pm, Krzysztof Kozlowski wrote:
> On Thu, Jun 04, 2026 at 10:56:12AM +0530, Imran Shaik wrote:
>> Update the QCM2290 DISPCC driver to use the DT index based parent clock
>> lookup to align with the latest convention. While at it, fix the parent
>> data of mdss ahb/mdp clocks to use GPLL0 main output as per HW clock plan,
>> and update frequency table accordingly. Also, add the DSI1 PHY PLL input
>> clocks support.
>>
>> Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
>> ---
>> drivers/clk/qcom/dispcc-qcm2290.c | 44 ++++++++++++++++++++++++++-------------
>> 1 file changed, 30 insertions(+), 14 deletions(-)
>>
>> diff --git a/drivers/clk/qcom/dispcc-qcm2290.c b/drivers/clk/qcom/dispcc-qcm2290.c
>> index 1c21267ae0f7a86c1de88e888c2a990c35f0a0e0..f5dbd19d0a0334362a44f91a69229cb0f018f309 100644
>> --- a/drivers/clk/qcom/dispcc-qcm2290.c
>> +++ b/drivers/clk/qcom/dispcc-qcm2290.c
>> @@ -24,6 +24,18 @@
>> #include "gdsc.h"
>> #include "reset.h"
>>
>> +enum {
>> + DT_BI_TCXO,
>> + DT_BI_TCXO_AO,
>> + DT_GPLL0_OUT_DIV,
>> + DT_GPLL0,
>> + DT_DSI0_PHY_PLL_OUT_BYTECLK,
>> + DT_DSI0_PHY_PLL_OUT_DSICLK,
>> + DT_DSI1_PHY_PLL_OUT_BYTECLK,
>> + DT_DSI1_PHY_PLL_OUT_DSICLK,
>> + DT_SLEEP_CLK,
>> +};
>> +
>> enum {
>> P_BI_TCXO,
>> P_BI_TCXO_AO,
>> @@ -33,6 +45,8 @@ enum {
>> P_GPLL0_OUT_DIV,
>> P_GPLL0_OUT_MAIN,
>> P_SLEEP_CLK,
>> + P_DSI1_PHY_PLL_OUT_BYTECLK,
>> + P_DSI1_PHY_PLL_OUT_DSICLK,
>
> You just added new parents which looks like clear ABI break disguised as
> "switch to DT".
>
> First, don't mix independent changes. Second, ABI changes must be
> clearly documented and your first commits even tell false statements
> claiming there is juet "extension".
>
> Did you test THIS EXACTLY patch on existing devices?
>
Yes functionally it works, as these missing external DSI1 clocks are not
used but present in the DISPCC hardware. I will split the patches as
suggested.
Thanks,
Imran
next prev parent reply other threads:[~2026-06-21 13:30 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-04 5:26 [PATCH v4 00/13] clk: qcom: Add DISPCC and GPUCC support for the Qualcomm Shikra SoC Imran Shaik
2026-06-04 5:26 ` [PATCH v4 01/13] clk: qcom: gcc-qcm2290: Keep the critical clocks always-on from probe Imran Shaik
2026-06-06 11:24 ` Dmitry Baryshkov
2026-06-21 13:28 ` Imran Shaik
2026-06-22 15:12 ` Dmitry Baryshkov
2026-06-23 6:14 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 02/13] dt-bindings: clock: qcom,qcm2290-dispcc: Add DSI1 PHY and sleep clocks Imran Shaik
2026-06-05 10:23 ` Krzysztof Kozlowski
2026-06-21 13:25 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 03/13] dt-bindings: clock: qcom: Add Qualcomm Shikra Display clock controller Imran Shaik
2026-06-05 10:25 ` Krzysztof Kozlowski
2026-06-21 13:26 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 04/13] dt-bindings: clock: qcom: Add Qualcomm Shikra GPU " Imran Shaik
2026-06-05 10:24 ` Krzysztof Kozlowski
2026-06-21 13:27 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 05/13] clk: qcom: dispcc-qcm2290: Move to the latest common qcom_cc_probe() model Imran Shaik
2026-06-06 11:25 ` Dmitry Baryshkov
2026-06-10 13:55 ` Konrad Dybcio
2026-06-04 5:26 ` [PATCH v4 06/13] clk: qcom: dispcc-qcm2290: Switch to DT index based clk lookup Imran Shaik
2026-06-05 10:28 ` Krzysztof Kozlowski
2026-06-21 13:30 ` Imran Shaik [this message]
2026-06-04 5:26 ` [PATCH v4 07/13] clk: qcom: dispcc-qcm2290: Update GDSC *wait_val values and flags Imran Shaik
2026-06-06 11:27 ` Dmitry Baryshkov
2026-06-21 13:30 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 08/13] clk: qcom: gpucc-qcm2290: Move to the latest common qcom_cc_probe() model Imran Shaik
2026-06-06 11:29 ` Dmitry Baryshkov
2026-06-21 13:31 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 09/13] clk: qcom: gpucc-qcm2290: Park RCG's clk source at XO during disable Imran Shaik
2026-06-10 14:00 ` Konrad Dybcio
2026-06-21 13:32 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 10/13] clk: qcom: gpucc-qcm2290: Update GDSC *wait_val values and flags Imran Shaik
2026-06-06 11:31 ` Dmitry Baryshkov
2026-06-21 13:32 ` Imran Shaik
2026-06-04 5:26 ` [PATCH v4 11/13] clk: qcom: Add support for Qualcomm GPU Clock Controller on Shikra Imran Shaik
2026-06-06 11:31 ` Dmitry Baryshkov
2026-06-10 14:00 ` Konrad Dybcio
2026-06-04 5:26 ` [PATCH v4 12/13] arm64: dts: qcom: agatti: Add DSI1 PHY and sleep clocks to DISPCC node Imran Shaik
2026-06-06 11:32 ` Dmitry Baryshkov
2026-06-10 14:02 ` Konrad Dybcio
2026-06-12 7:54 ` Dmitry Baryshkov
2026-06-04 5:26 ` [PATCH v4 13/13] arm64: dts: qcom: shikra: Add support for DISPCC/GPUCC nodes Imran Shaik
2026-06-06 11:33 ` Dmitry Baryshkov
2026-06-25 8:44 ` Konrad Dybcio
2026-06-29 6:43 ` Imran Shaik
2026-06-29 9:51 ` Konrad Dybcio
2026-06-29 11:11 ` Imran Shaik
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b4fae057-08bf-459b-a482-33ec81d88c9e@oss.qualcomm.com \
--to=imran.shaik@oss.qualcomm.com \
--cc=ajit.pandey@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jagadeesh.kona@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=loic.poulain@oss.qualcomm.com \
--cc=mturquette@baylibre.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=taniya.das@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox