Devicetree
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Raghav Sharma" <raghav.s@samsung.com>
Cc: linux-clk@vger.kernel.org, conor+dt@kernel.org, robh@kernel.org,
	devicetree@vger.kernel.org
Subject: Re: [PATCH v2 13/14] arm64: dts: exynos8855: add cmu_hsi clock DT nodes
Date: Fri, 09 Oct 2026 13:11:00 +0000	[thread overview]
Message-ID: <sashiko-outbox-165602@kernel.org> (raw)
In-Reply-To: <20261009120137.2801911-14-raghav.s@samsung.com>

Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [High] clk: samsung: exynos8855: heap buffer overflow during cmu_hsi registration
- [Low] dt-bindings: clock: samsung,exynos8855: missing samsung,sysreg property in schema
--

commit bbcbd2201fb19f5e477dc2859ff29864327a9378
Author: Raghav Sharma <raghav.s@samsung.com>

arm64: dts: exynos8855: add cmu_hsi clock DT nodes

This commit adds the required dt node for the cmu_hsi block. It also adds
the sysreg_hsi node which contains bits for DRCG and MEMCLK that are used
by the clock driver.

> diff --git a/arch/arm64/boot/dts/exynos/exynos8855.dtsi b/arch/arm64/boot/dts/exynos/exynos8855.dtsi
> index b461de6a75483..3dd7a4c4c609f 100644
> --- a/arch/arm64/boot/dts/exynos/exynos8855.dtsi
> +++ b/arch/arm64/boot/dts/exynos/exynos8855.dtsi

[ ... ]

> @@ -241,6 +241,27 @@ pinctrl_pericmmc: pinctrl@154f0000 {
>  			interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>;
>  		};
>  
> +		cmu_hsi: clock-controller@17000000 {

[Severity: High]
Does exposing this node in the device tree trigger a heap buffer overflow
during driver probe?

Looking at the cmu_hsi clock provider in
drivers/clk/samsung/clk-exynos8855.c, the array size for the hardware
pointers is defined as:

#define CLKS_NR_HSI                     (CLK_GOUT_SYSREG_HSI  + 1)

Since CLK_GOUT_SYSREG_HSI evaluates to 4, this allocates an array of 5 elements
during samsung_clk_init(). However,
include/dt-bindings/clock/samsung,exynos8855.h defines higher clock IDs
for this provider:

#define CLK_GOUT_SYSREG_HSI                4
#define CLK_GOUT_UFS_EMBD_ACLK_HSI         5
#define CLK_GOUT_UFS_EMBD_UNIPRO_HSI       6

When samsung_clk_register_gate() iterates over hsi_gate_clks and registers
IDs up to 6 (CLK_GOUT_UFS_EMBD_UNIPRO_HSI), it appears it will write out of
bounds:

drivers/clk/samsung/clk.c:samsung_clk_add_lookup() {
    ...
    ctx->clk_data.hws[id] = clk_hw;
    ...
}

Should CLKS_NR_HSI be defined using the highest clock ID instead to prevent
memory corruption when this node probes?

> +			compatible = "samsung,exynos8855-cmu-hsi";
> +			reg = <0x17000000 0x10000>;
> +			#clock-cells = <1>;
> +
> +			clocks = <&oscclk>,
> +				 <&cmu_top CLKCMU_DOUT_HSI_NOC>,
> +				 <&cmu_top CLKCMU_DOUT_HSI_UFS_EMBD>;
> +			clock-names = "oscclk",
> +				      "bus",
> +				      "ufs_embd";
> +			samsung,sysreg = <&sysreg_hsi>;

[Severity: Low]
Will this cause a device tree schema validation failure when running
make dtbs_check?

The samsung,sysreg property does not appear to be defined in the schema at
Documentation/devicetree/bindings/clock/samsung,exynos8855-clock.yaml,
which restricts additions globally via additionalProperties: false.

> +		};

[ ... ]

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261009120137.2801911-1-raghav.s@samsung.com?part=13

  reply	other threads:[~2026-10-09 13:11 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <CGME20261009114331epcas5p37f60df8cdaf502a0cc492ad5eacf5e05@epcas5p3.samsung.com>
2026-10-09 12:01 ` [PATCH v2 00/14] Add clock support for Exynos8855 SoC Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 01/14] dt-bindings: soc: samsung: Exynos8855 SYSREG compatibles Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 02/14] dt-bindings: clock: exynos8855: add top & peric clock definitions Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 03/14] dt-bindings: clock: exynos8855: add peris " Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 04/14] dt-bindings: clock: exynos8855: add hsi " Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 05/14] dt-bindings: clock: exynos8855: add usb " Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 06/14] clk: samsung: clk-pll: Add support for pll_4313 Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 07/14] clk: samsung: exynos8855: add block top and peric clock support Raghav Sharma
2026-10-09 12:12     ` sashiko-bot
2026-10-09 12:01   ` [PATCH v2 08/14] clk: samsung: exynos8855: add block peris " Raghav Sharma
2026-10-09 12:23     ` sashiko-bot
2026-10-09 12:01   ` [PATCH v2 09/14] clk: samsung: exynos8855: add block hsi " Raghav Sharma
2026-10-09 12:30     ` sashiko-bot
2026-10-09 12:01   ` [PATCH v2 10/14] clk: samsung: exynos8855: add block usb " Raghav Sharma
2026-10-09 12:48     ` sashiko-bot
2026-10-09 12:01   ` [PATCH v2 11/14] arm64: dts: exynos8855: add cmu_top & cmu_peric clock DT nodes Raghav Sharma
2026-10-09 12:57     ` sashiko-bot
2026-10-09 12:01   ` [PATCH v2 12/14] arm64: dts: exynos8855: add cmu_peris " Raghav Sharma
2026-10-09 12:01   ` [PATCH v2 13/14] arm64: dts: exynos8855: add cmu_hsi " Raghav Sharma
2026-10-09 13:11     ` sashiko-bot [this message]
2026-10-09 12:01   ` [PATCH v2 14/14] arm64: dts: exynos8855: add cmu_usb " Raghav Sharma

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-165602@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=raghav.s@samsung.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox