From: sashiko-bot@kernel.org
To: "Imran Shaik" <imran.shaik@oss.qualcomm.com>
Cc: devicetree@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v2 03/10] dt-bindings: ptp: Document TSCSS hardware on Qualcomm Nord and Shikra SoCs
Date: Mon, 09 Nov 2026 13:19:53 +0000 [thread overview]
Message-ID: <sashiko-outbox-205000@kernel.org> (raw)
In-Reply-To: <20261108-tscss-v2-3-d5f575010427@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 2 potential
issues to consider:
- [Low] dt-bindings: ptp: qcom,nord-tscss: missing reg constraints in
allOf
- [Low] dt-bindings: ptp: qcom,nord-tscss: invalid fallback and variant
split
--
commit cdeb0d9b5fccebd2b2b765c9fc60dd95752de832
Author: Imran Shaik <imran.shaik@oss.qualcomm.com>
dt-bindings: ptp: Document TSCSS hardware on Qualcomm Nord and Shikra SoCs
This commit adds the devicetree binding schema for the Timestamp Counter
Subsystem (TSCSS) on Qualcomm Nord and Shikra SoCs.
> diff --git a/Documentation/devicetree/bindings/ptp/qcom,nord-tscss.yaml b/Documentation/devicetree/bindings/ptp/qcom,nord-tscss.yaml
> new file mode 100644
> index 0000000000000..9d49e66a35c98
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/ptp/qcom,nord-tscss.yaml
[ ... ]
> +properties:
> + compatible:
> + oneOf:
> + - const: qcom,nord-tscss
> + - items:
> + - const: qcom,shikra-tscss
> + - const: qcom,nord-tscss
> +
> + reg:
> + minItems: 1
> + maxItems: 3
> +
> + reg-names:
> + minItems: 1
> + items:
> + - const: tsc
> + - const: etu
> + - const: timer
[ ... ]
> +allOf:
> + - if:
> + properties:
> + reg-names:
> + contains:
> + const: etu
> + then:
> + required:
> + - interrupts
> + - interrupt-names
> + - pinctrl-names
> + - qcom,etu-slice
> + - qcom,etu-event-sel
> +
> + - if:
> + properties:
> + compatible:
> + contains:
> + const: qcom,shikra-tscss
> + then:
> + properties:
> + reg-names:
> + minItems: 1
> + items:
> + - const: tsc
> + - const: etu
> + pinctrl-names:
> + maxItems: 8
> + qcom,etu-slice:
> + maxItems: 8
> + qcom,etu-event-sel:
> + maxItems: 8
[Severity: Low]
Should these allOf conditionals also constrain reg to match reg-names?
When reg-names contains etu, reg is not given minItems: 2, so a node with
a single reg entry still passes validation. Similarly, the
qcom,shikra-tscss branch restricts reg-names to tsc and etu without
setting maxItems: 2 on reg (and redefines the items list instead of setting
maxItems: 2 on reg-names), allowing 3 reg entries on Shikra.
[Severity: Low]
Is qcom,nord-tscss a valid fallback compatible for qcom,shikra-tscss?
Nord has a timer register region and up to 32 ETU slices, whereas Shikra
lacks the timer region and only supports 8 slices, so a Shikra device is a
subset rather than backwards-compatible with Nord. Combining them also
requires per-compatible overrides for reg-names, pinctrl-names,
qcom,etu-slice, and qcom,etu-event-sel; should qcom,shikra-tscss be split
or grouped with a matching 2-region TSCSS schema instead of falling back to
qcom,nord-tscss?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20261108-tscss-v2-0-d5f575010427@oss.qualcomm.com?part=3
next prev parent reply other threads:[~2026-11-09 13:19 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-08 13:18 [PATCH v2 00/10] Add support for Qualcomm TSCSS hardware Imran Shaik
2026-11-08 13:18 ` [PATCH v2 01/10] dt-bindings: ptp: Document the TSCSS on Qualcomm SA8775P and QCS8300 SoCs Imran Shaik
2026-11-09 12:48 ` Krzysztof Kozlowski
2026-11-09 13:19 ` sashiko-bot
2026-11-08 13:18 ` [PATCH v2 02/10] dt-bindings: ptp: Document TSCSS hardware on Qualcomm QDU1000 SoC Imran Shaik
2026-11-09 12:49 ` Krzysztof Kozlowski
2026-11-08 13:18 ` [PATCH v2 03/10] dt-bindings: ptp: Document TSCSS hardware on Qualcomm Nord and Shikra SoCs Imran Shaik
2026-11-09 12:51 ` Krzysztof Kozlowski
2026-11-09 13:19 ` sashiko-bot [this message]
2026-11-08 13:18 ` [PATCH v2 04/10] ptp: qcom: Add PTP driver for the Qualcomm TSC hardware Imran Shaik
2026-11-09 13:19 ` sashiko-bot
2026-11-08 13:18 ` [PATCH v2 05/10] arm64: defconfig: Enable Qualcomm TSC driver Imran Shaik
2026-11-08 13:18 ` [PATCH v2 06/10] arm64: dts: qcom: lemans: Add support for TSCSS node Imran Shaik
2026-11-09 12:52 ` Krzysztof Kozlowski
2026-11-09 13:19 ` sashiko-bot
2026-11-08 13:18 ` [PATCH v2 07/10] arm64: dts: qcom: monaco: " Imran Shaik
2026-11-08 13:18 ` [PATCH v2 08/10] arm64: dts: qcom: qdu1000: " Imran Shaik
2026-11-09 12:52 ` Krzysztof Kozlowski
2026-11-08 13:18 ` [PATCH v2 09/10] arm64: dts: qcom: shikra: " Imran Shaik
2026-11-08 13:18 ` [PATCH v2 10/10] arm64: dts: qcom: nord: " Imran Shaik
2026-11-09 8:43 ` Shawn Guo
2026-11-09 12:52 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=sashiko-outbox-205000@kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=imran.shaik@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox