From: Bagas Sanjaya <bagasdotme@gmail.com>
To: "Rodrigo Siqueira" <siqueira@igalia.com>,
"Alex Deucher" <alexander.deucher@amd.com>,
"'Christian König'" <christian.koenig@amd.com>,
"Mario Limonciello" <mario.limonciello@amd.com>,
"Melissa Wen" <mwen@igalia.com>,
"'André Almeida'" <andrealmeid@igalia.com>,
"'Timur Kristóf'" <timur.kristof@gmail.com>
Cc: amd-gfx@lists.freedesktop.org, linux-doc@vger.kernel.org,
kernel-dev@igalia.com
Subject: Re: [PATCH 6/6] Documentation/gpu: Add an intro about MES
Date: Wed, 26 Mar 2025 08:58:21 +0700 [thread overview]
Message-ID: <Z-NfPeUP5g2TdWy5@archie.me> (raw)
In-Reply-To: <20250325172623.225901-7-siqueira@igalia.com>
[-- Attachment #1: Type: text/plain, Size: 2478 bytes --]
On Tue, Mar 25, 2025 at 11:18:47AM -0600, Rodrigo Siqueira wrote:
> diff --git a/Documentation/gpu/amdgpu/gc/mes.rst b/Documentation/gpu/amdgpu/gc/mes.rst
> new file mode 100644
> index 000000000000..b99eb211b179
> --- /dev/null
> +++ b/Documentation/gpu/amdgpu/gc/mes.rst
> @@ -0,0 +1,38 @@
> +.. _amdgpu-mes:
> +
> +=============================
> + MicroEngine Scheduler (MES)
> +=============================
> +
> +.. note::
> + Queue and ring buffer are used as a synonymous.
> +
> +.. note::
> + This section assumes that you are familiar with the concept of Pipes, Queues, and GC.
> + If not, check :ref:`GFX, Compute, and SDMA Overall Behavior<pipes-and-queues-description>`
> + and :ref:`drm/amdgpu - Graphics and Compute (GC) <amdgpu-gc>`.
> +
> +Every GFX has a pipe component with one or more hardware queues. Pipes can
> +switch between queues depending on certain conditions, and one of the
> +components that can request a queue switch to a pipe is the MicroEngine
> +Scheduler (MES). Whenever the driver is initialized, it creates one MQD per
> +hardware queue, and then the MQDs are handed to the MES firmware for mapping
> +to:
> +
> +1. Kernel Queues (legacy): This queue is statically mapped to HQDs and never
> + preempted. Even though this is a legacy feature, it is the current default, and
> + most existing hardware supports it. When an application submits work to the
> + kernel driver, it submits all of the application command buffers to the kernel
> + queues. The CS IOCTL takes the command buffer from the applications and
> + schedules them on the kernel queue.
> +
> +2. User Queues: These queues are dynamically mapped to the HQDs. Regarding the
> + utilization of User Queues, the userspace application will create its user
> + queues and submit work directly to its user queues with no need to IOCTL for
> + each submission and no need to share a single kernel queue.
> +
> +In terms of User Queues, MES can dynamically map them to the HQD. If there are
> +more MQDs than HQDs, the MES firmware will preempt other user queues to make
> +sure each queues get a time slice; in other words, MES is a microcontroller
> +that handles the mapping and unmapping of MQDs into HQDs, as well as the
> +priorities and oversubscription of MQDs.
The doc LGTM, thanks!
Reviewed-by: Bagas Sanjaya <bagasdotme@gmail.com>
--
An old man doll... just what I always wanted! - Clara
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2025-03-26 1:58 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-25 17:18 [PATCH 0/6] Documentation/gpu/amdgpu: Add documentation about Pipes, Queues, MES, and others Rodrigo Siqueira
2025-03-25 17:18 ` [PATCH 1/6] Documentation/gpu: Add new acronyms Rodrigo Siqueira
2025-03-26 8:08 ` Christian König
2025-03-25 17:18 ` [PATCH 2/6] Documentation/gpu: Change index order to show driver core first Rodrigo Siqueira
2025-03-25 17:18 ` [PATCH 3/6] Documentation/gpu: Create a documentation entry just for hardware info Rodrigo Siqueira
2025-03-25 17:18 ` [PATCH 4/6] Documentation/gpu: Add explanation about AMD Pipes and Queues Rodrigo Siqueira
2025-03-26 1:53 ` Bagas Sanjaya
2025-03-26 9:04 ` Christian König
2025-03-25 17:18 ` [PATCH 5/6] Documentation/gpu: Create a GC entry in the amdgpu documentation Rodrigo Siqueira
2025-03-26 1:55 ` Bagas Sanjaya
2025-03-26 9:14 ` Christian König
2025-03-25 17:18 ` [PATCH 6/6] Documentation/gpu: Add an intro about MES Rodrigo Siqueira
2025-03-26 1:58 ` Bagas Sanjaya [this message]
2025-03-26 17:57 ` [PATCH 0/6] Documentation/gpu/amdgpu: Add documentation about Pipes, Queues, MES, and others Alex Deucher
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Z-NfPeUP5g2TdWy5@archie.me \
--to=bagasdotme@gmail.com \
--cc=alexander.deucher@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=andrealmeid@igalia.com \
--cc=christian.koenig@amd.com \
--cc=kernel-dev@igalia.com \
--cc=linux-doc@vger.kernel.org \
--cc=mario.limonciello@amd.com \
--cc=mwen@igalia.com \
--cc=siqueira@igalia.com \
--cc=timur.kristof@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox