Linux GPIO subsystem development
 help / color / mirror / Atom feed
From: Tomer Maimon <tmaimon77@gmail.com>
To: andrew@codeconstruct.com.au, linusw@kernel.org, brgl@kernel.org
Cc: openbmc@lists.ozlabs.org, linux-gpio@vger.kernel.org,
	linux-kernel@vger.kernel.org, avifishman70@gmail.com,
	tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com,
	yuenn@google.com, benjaminfair@google.com
Subject: [PATCH v1 0/8] pinctrl: npcm8xx: fix pinmuxing and configuration handling
Date: Wed, 15 Jul 2026 15:29:15 +0300	[thread overview]
Message-ID: <20260715122923.1938327-1-tmaimon77@gmail.com> (raw)

This series cleans up several NPCM8xx pinctrl issues found while
comparing the upstream driver with the newer Nuvoton tree. It trims the
bmcuart1 group, enables RMII outputs from the mandatory RMII mux path,
fixes the RG2 drive-strength encoding, and corrects a few GPIO and
pinconf details.

The remaining patches clear stale GPIO events at probe, move the GPIO
direction change out of IRQ startup, and fix the IOX2 naming, JM1/SMB7
flags, and debounce selector bank calculation.

Tomer Maimon (8):
  pinctrl: npcm8xx: drop RTS/CTS pins from bmcuart1
  pinctrl: npcm8xx: enable RMII outputs from RMII groups
  pinctrl: npcm8xx: support RG2 drive strength selection
  pinctrl: npcm8xx: clear pending GPIO events during init
  pinctrl: npcm8xx: rename GPIO7 IOX2 signal to DO
  pinctrl: npcm8xx: move GPIO IRQ setup into request_resources
  pinctrl: npcm8xx: correct JM1 and SMB7 pin flags
  pinctrl: npcm8xx: fix debounce register selection

 drivers/pinctrl/nuvoton/pinctrl-npcm8xx.c | 191 +++++++++++++++++++---
 1 file changed, 166 insertions(+), 25 deletions(-)

-- 
2.34.1

             reply	other threads:[~2026-07-15 12:29 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-15 12:29 Tomer Maimon [this message]
2026-07-15 12:29 ` [PATCH v1 1/8] pinctrl: npcm8xx: drop RTS/CTS pins from bmcuart1 Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 2/8] pinctrl: npcm8xx: enable RMII outputs from RMII groups Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 3/8] pinctrl: npcm8xx: support RG2 drive strength selection Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 4/8] pinctrl: npcm8xx: clear pending GPIO events during init Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 5/8] pinctrl: npcm8xx: rename GPIO7 IOX2 signal to DO Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 6/8] pinctrl: npcm8xx: move GPIO IRQ setup into request_resources Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 7/8] pinctrl: npcm8xx: correct JM1 and SMB7 pin flags Tomer Maimon
2026-07-15 12:29 ` [PATCH v1 8/8] pinctrl: npcm8xx: fix debounce register selection Tomer Maimon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260715122923.1938327-1-tmaimon77@gmail.com \
    --to=tmaimon77@gmail.com \
    --cc=andrew@codeconstruct.com.au \
    --cc=avifishman70@gmail.com \
    --cc=benjaminfair@google.com \
    --cc=brgl@kernel.org \
    --cc=linusw@kernel.org \
    --cc=linux-gpio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=openbmc@lists.ozlabs.org \
    --cc=tali.perry1@gmail.com \
    --cc=venture@google.com \
    --cc=yuenn@google.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox