From: Jon Dufresne <jon.dufresne@infinitevideocorporation.com>
To: linux-mips@linux-mips.org
Subject: cache line size for a PCI device
Date: Mon, 11 Feb 2008 09:59:00 -0500 [thread overview]
Message-ID: <1202741940.3298.80.camel@localhost> (raw)
Should the cache line size of a PCI device be set by the system BIOS,
the linux kernel, or by the device driver? My device currently has the
cache line size set to 0 on my mips box. Is this a bug with the BIOS or
should I be setting this myself. If I should be setting this myself,
what is the best strategy to determine what the cache line size should
be? Right now the best I can do is mimic the PCI configuration space of
my x86 box, but I'm not sure if this is the best way to go or not.
The same thing goes for latency timer.
Thanks for any help,
Jon
reply other threads:[~2008-02-11 14:59 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1202741940.3298.80.camel@localhost \
--to=jon.dufresne@infinitevideocorporation.com \
--cc=linux-mips@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox