* cache line size for a PCI device
@ 2008-02-11 14:59 Jon Dufresne
0 siblings, 0 replies; only message in thread
From: Jon Dufresne @ 2008-02-11 14:59 UTC (permalink / raw)
To: linux-mips
Should the cache line size of a PCI device be set by the system BIOS,
the linux kernel, or by the device driver? My device currently has the
cache line size set to 0 on my mips box. Is this a bug with the BIOS or
should I be setting this myself. If I should be setting this myself,
what is the best strategy to determine what the cache line size should
be? Right now the best I can do is mimic the PCI configuration space of
my x86 box, but I'm not sure if this is the best way to go or not.
The same thing goes for latency timer.
Thanks for any help,
Jon
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2008-02-11 14:59 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-02-11 14:59 cache line size for a PCI device Jon Dufresne
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox