* [PATCH 0/3] MIPS performance event support initial version
@ 2010-04-15 16:38 Deng-Cheng Zhu
0 siblings, 0 replies; only message in thread
From: Deng-Cheng Zhu @ 2010-04-15 16:38 UTC (permalink / raw)
To: linux-mips, ralf; +Cc: a.p.zijlstra, paulus, mingo, acme, jamie.iles
This patch series implemented the low-level logic for the Linux
performance counter subsystem on MIPS, which enables the collection of
all sorts of HW/SW performance events based on per-CPU or per-task.
An overview of this implementation is as follows:
- Using generic atomic64 operations from lib.
- SMVP/UP kernels are supported (not for SMTC).
- 24K/34K/74K cores are implemented.
- Currently working when Oprofile is _not_ available.
- Minimal software perf events are supported.
Tests were carried on the Malta-R board. The mentioned cores and kernel
flavors were tested. For more information, please refer to the particular
patches.
Deng-Cheng Zhu (3):
- MIPS: use the generic atomic64 operations for perf counter support
- MIPS: adding support for software perf events
- MIPS: implement hardware perf event support
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2010-04-15 16:39 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-04-15 16:38 [PATCH 0/3] MIPS performance event support initial version Deng-Cheng Zhu
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox