From: "Mike Uhler" <uhler@mips.com>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: "Steven J. Hill" <sjhill@realitydiluted.com>,
Linux/MIPS Development <linux-mips@linux-mips.org>
Cc: uhler@mips.com
Subject: Re: Improper handling of unaligned user address access?
Date: Mon, 03 Mar 2003 13:38:12 -0800 [thread overview]
Message-ID: <200303032138.h23LcCF25903@uhler-linux.mips.com> (raw)
In-Reply-To: Your message of "Mon, 03 Mar 2003 22:22:31 +0100." <Pine.GSO.4.21.0303032219100.12650-100000@vervain.sonytel.be>
<snip>
> >
> > 8025f004 <cleanup_src_unaligned>:
> > 8025f004: 10c00017 beqz a2,8025f064 <done>
> > 8025f008: 30d80003 andi t8,a2,0x3
> > 8025f00c: 13060009 beq t8,a2,8025f034 <copy_bytes>
> > 8025f010: 88a80000 lwl t0,0(a1)
> >
> > The instruction at 8025f00c is the offending instruction, however, the
> ^^^^^^^^
> Don't you mean 8025f010?
>
<snip>
> > epc == 8025f00c, ra == 8011c3c8
> > epc : 8025f00c Not tainted
> > Status: 3000fc03
> > Cause : 90000008
> >
> > I am using the last version of the 2.4.18 Linux/MIPS kernel. It looks
> > like there was a possible fix for this in 'arch/mips/kernel/unaligned.c'
> > by Ralf, but it did not seem to work. Any thoughts on this?
>
> This looks like the unaligned access in a branch delay slot problem I
> experienced a while ago, where the CPU doesn't set the BD flag if the branch is
> not taken. Can you please try the patch I posted?
In this particular case, it would appear that it's not the delay slot problem.
According to the Cause value above, BD is set, and EPC has been rolled
back to point at the branch. That all looks consistent to me.
Note that the lwl will not take an unaligned exception, and the Cause code
value indicates a TLB miss. I don't have the full context of the problem,
but is 0xA (i.e., virtual page zero) actually a valid address? If not,
that's the cause of the problem.
By the way, having the oops message put out the BadVAddr and PRId CP0 registers
would be very helpful.
/gmu
--
=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=
Michael Uhler, VP, Systems, Architecture, and Software Products
MIPS Technologies, Inc. Email: uhler@mips.com Pager: uhler_p@mips.com
1225 Charleston Road Voice: (650)567-5025 FAX: (650)567-5225
Mountain View, CA 94043 Mobile: (650)868-6870 Admin: (650)567-5085
WARNING: multiple messages have this Message-ID (diff)
From: "Mike Uhler" <uhler@mips.com>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: "Steven J. Hill" <sjhill@realitydiluted.com>,
Linux/MIPS Development <linux-mips@linux-mips.org>,
uhler@mips.com
Subject: Re: Improper handling of unaligned user address access?
Date: Mon, 03 Mar 2003 13:38:12 -0800 [thread overview]
Message-ID: <200303032138.h23LcCF25903@uhler-linux.mips.com> (raw)
Message-ID: <20030303213812.c5IWgOh7OKXrXnKDl9UqYedloDePWqsGoZal9frpr7s@z> (raw)
In-Reply-To: Your message of "Mon, 03 Mar 2003 22:22:31 +0100." <Pine.GSO.4.21.0303032219100.12650-100000@vervain.sonytel.be>
<snip>
> >
> > 8025f004 <cleanup_src_unaligned>:
> > 8025f004: 10c00017 beqz a2,8025f064 <done>
> > 8025f008: 30d80003 andi t8,a2,0x3
> > 8025f00c: 13060009 beq t8,a2,8025f034 <copy_bytes>
> > 8025f010: 88a80000 lwl t0,0(a1)
> >
> > The instruction at 8025f00c is the offending instruction, however, the
> ^^^^^^^^
> Don't you mean 8025f010?
>
<snip>
> > epc == 8025f00c, ra == 8011c3c8
> > epc : 8025f00c Not tainted
> > Status: 3000fc03
> > Cause : 90000008
> >
> > I am using the last version of the 2.4.18 Linux/MIPS kernel. It looks
> > like there was a possible fix for this in 'arch/mips/kernel/unaligned.c'
> > by Ralf, but it did not seem to work. Any thoughts on this?
>
> This looks like the unaligned access in a branch delay slot problem I
> experienced a while ago, where the CPU doesn't set the BD flag if the branch is
> not taken. Can you please try the patch I posted?
In this particular case, it would appear that it's not the delay slot problem.
According to the Cause value above, BD is set, and EPC has been rolled
back to point at the branch. That all looks consistent to me.
Note that the lwl will not take an unaligned exception, and the Cause code
value indicates a TLB miss. I don't have the full context of the problem,
but is 0xA (i.e., virtual page zero) actually a valid address? If not,
that's the cause of the problem.
By the way, having the oops message put out the BadVAddr and PRId CP0 registers
would be very helpful.
/gmu
--
=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=
Michael Uhler, VP, Systems, Architecture, and Software Products
MIPS Technologies, Inc. Email: uhler@mips.com Pager: uhler_p@mips.com
1225 Charleston Road Voice: (650)567-5025 FAX: (650)567-5225
Mountain View, CA 94043 Mobile: (650)868-6870 Admin: (650)567-5085
next prev parent reply other threads:[~2003-03-03 21:38 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2003-03-03 19:48 Improper handling of unaligned user address access? Steven J. Hill
2003-03-03 21:22 ` Geert Uytterhoeven
2003-03-03 21:38 ` Mike Uhler [this message]
2003-03-03 21:38 ` Mike Uhler
2003-03-03 22:16 ` Steven J. Hill
2003-03-04 0:14 ` Steven J. Hill
2003-03-04 1:41 ` Jun Sun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=200303032138.h23LcCF25903@uhler-linux.mips.com \
--to=uhler@mips.com \
--cc=geert@linux-m68k.org \
--cc=linux-mips@linux-mips.org \
--cc=sjhill@realitydiluted.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox