From: Ralf Baechle <ralf@linux-mips.org>
To: Huacai Chen <chenhc@lemote.com>
Cc: John Crispin <john@phrozen.org>,
"Steven J. Hill" <Steven.Hill@imgtec.com>,
Linux MIPS Mailing List <linux-mips@linux-mips.org>,
Fuxin Zhang <zhangfx@lemote.com>,
Zhangjin Wu <wuzhangjin@gmail.com>
Subject: Re: [PATCH V2 02/12] MIPS: Loongson: set Loongson-3's ISA level to MIPS64R1
Date: Tue, 11 Nov 2014 10:33:40 +0100 [thread overview]
Message-ID: <20141111093339.GA27259@linux-mips.org> (raw)
In-Reply-To: <CAAhV-H6zvHpGMvizbXOZU-E1aoxryU+L8Q1TSZoubB+72KM2AQ@mail.gmail.com>
On Tue, Nov 11, 2014 at 09:14:48AM +0800, Huacai Chen wrote:
> In original code, both Loongson-2 and Loongson-3 are MIPS-III, after
> my patch, Loongson-2 is still MIPS-III and Loongson-3 is upgraded to
> MIPS64R1, so I think this is not "heavyhanded". Moreover, we need more
> tests to assure whether Loongson-3 is compatible with MIPS64R2 (except
> EI/DI), so set to MIPS64R1 is a safe way.
I see, I applied your patch. However the cpu-probe.c part did reject
and I had to apply it manually so you may want to doublecheck the result
which I'm about to push to upstream-sfr.
Thanks!
Ralf
next prev parent reply other threads:[~2014-11-11 9:33 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-11-04 6:13 [PATCH V2 00/12] MIPS: Loongson-3: Improve kernel functionality Huacai Chen
2014-11-04 6:13 ` [PATCH V2 01/12] MIPS: Loongson: Fix the write-combine CCA value setting Huacai Chen
2014-11-11 10:13 ` Ralf Baechle
2014-11-04 6:13 ` [PATCH V2 02/12] MIPS: Loongson: set Loongson-3's ISA level to MIPS64R1 Huacai Chen
2014-11-10 16:59 ` Ralf Baechle
2014-11-11 1:14 ` Huacai Chen
2014-11-11 9:33 ` Ralf Baechle [this message]
2014-11-04 6:13 ` [PATCH V2 03/12] MIPS: Loongson-3: Add PHYS48_TO_HT40 support Huacai Chen
2014-11-11 10:15 ` Ralf Baechle
2014-11-04 6:13 ` [PATCH V2 04/12] MIPS: Loongson: Introduce and use cpu_has_coherent_cache feature Huacai Chen
2014-11-11 10:05 ` Ralf Baechle
2014-11-04 6:13 ` [PATCH V2 05/12] MIPS: Loongson: Allow booting from any core Huacai Chen
2014-11-11 10:15 ` Ralf Baechle
2014-11-04 6:13 ` [PATCH V2 06/12] MIPS: Loongson: Improve LEFI firmware interface Huacai Chen
2014-11-11 10:16 ` Ralf Baechle
2014-11-04 6:13 ` [PATCH V2 07/12] MIPS: Loongson: Add Loongson-3A/3B GPIO support Huacai Chen
2014-11-11 10:18 ` Ralf Baechle
2014-11-11 12:45 ` Huacai Chen
2014-11-04 6:13 ` [PATCH V2 08/12] MIPS: Loongson-3: Add CPU Hwmon platform driver Huacai Chen
2014-11-11 10:23 ` Ralf Baechle
2014-11-11 12:44 ` Huacai Chen
2014-11-04 6:13 ` [PATCH V2 09/12] MIPS: Loongson-3: Add chipset ACPI " Huacai Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141111093339.GA27259@linux-mips.org \
--to=ralf@linux-mips.org \
--cc=Steven.Hill@imgtec.com \
--cc=chenhc@lemote.com \
--cc=john@phrozen.org \
--cc=linux-mips@linux-mips.org \
--cc=wuzhangjin@gmail.com \
--cc=zhangfx@lemote.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox