* [PATCH] MIPS: Loongson: Merge load addresses
@ 2017-01-04 13:30 谢致邦 (XIE Zhibang)
0 siblings, 0 replies; only message in thread
From: 谢致邦 (XIE Zhibang) @ 2017-01-04 13:30 UTC (permalink / raw)
To: linux-mips
Loongson 1 is a 32-bit MIPS CPU family with PRID 0x4220.
Signed-off-by: 谢致邦 (XIE Zhibang) <Yeking@Red54.com>
---
arch/mips/loongson32/Platform | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/arch/mips/loongson32/Platform b/arch/mips/loongson32/Platform
index ffe01c6d..29795d56 100644
--- a/arch/mips/loongson32/Platform
+++ b/arch/mips/loongson32/Platform
@@ -4,5 +4,4 @@ cflags-$(CONFIG_CPU_LOONGSON1) += \
platform-$(CONFIG_MACH_LOONGSON32) += loongson32/
cflags-$(CONFIG_MACH_LOONGSON32) += -I$(srctree)/arch/mips/include/asm/mach-loongson32
-load-$(CONFIG_LOONGSON1_LS1B) += 0xffffffff80100000
-load-$(CONFIG_LOONGSON1_LS1C) += 0xffffffff80100000
+load-$(CONFIG_CPU_LOONGSON1) += 0xffffffff80100000
--
2.11.0
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2017-01-04 13:31 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2017-01-04 13:30 [PATCH] MIPS: Loongson: Merge load addresses 谢致邦 (XIE Zhibang)
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox