* [PATCH v2 0/2] Macro Ordering and Typo Correction @ 2026-09-17 10:30 Devendra K Verma 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma 2026-09-17 10:30 ` [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment Devendra K Verma 0 siblings, 2 replies; 9+ messages in thread From: Devendra K Verma @ 2026-09-17 10:30 UTC (permalink / raw) To: mani, vkoul, frank.li, den Cc: dmaengine, linux-pci, linux-kernel, michal.simek, devverma These are minor and cosmetic changes. o If the macros declaring the bit positions of a register are in order then it provides a good view. Corrected the ordering for once such register. o Corrected the typo under the IP related data struct to have the correct name under respective IP structs. Previous reviewed-by tags were part of the following review: https://lore.kernel.org/all/aoW7vxy2lpXEbmRq@SMW015318/ https://lore.kernel.org/all/dx5jvko7ygrqugzkt3k74l3d7lk7iauikmxrzuhvn2b4bdv5ub@s2l6zl3alx3z/#t Devendra K Verma (2): dmaengine: dw-edma: Sort Register Field Macros by Bit Position dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment drivers/dma/dw-edma/dw-edma-pcie.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) -- 2.43.0 ^ permalink raw reply [flat|nested] 9+ messages in thread
* [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position 2026-09-17 10:30 [PATCH v2 0/2] Macro Ordering and Typo Correction Devendra K Verma @ 2026-09-17 10:30 ` Devendra K Verma 2026-09-17 10:33 ` sashiko-bot ` (2 more replies) 2026-09-17 10:30 ` [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment Devendra K Verma 1 sibling, 3 replies; 9+ messages in thread From: Devendra K Verma @ 2026-09-17 10:30 UTC (permalink / raw) To: mani, vkoul, frank.li, den Cc: dmaengine, linux-pci, linux-kernel, michal.simek, devverma Sort register field macros by bit position to improve readability. No functional change. Signed-off-by: Devendra K Verma <devverma@amd.com> --- Changes in v1: o Corrected heading and body as per reviewer's suggestion --- drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c index 9f237ba916de..006dea7d6322 100644 --- a/drivers/dma/dw-edma/dw-edma-pcie.c +++ b/drivers/dma/dw-edma/dw-edma-pcie.c @@ -31,8 +31,8 @@ #define DW_PCIE_XILINX_MDB_VSEC_DMA_ID 0x6 #define DW_PCIE_XILINX_MDB_VSEC_ID 0x20 -#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) #define DW_PCIE_XILINX_MDB_VSEC_DMA_MAP GENMASK(2, 0) +#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) #define DW_PCIE_XILINX_MDB_VSEC_DMA_WR_CH GENMASK(9, 0) #define DW_PCIE_XILINX_MDB_VSEC_DMA_RD_CH GENMASK(25, 16) -- 2.43.0 ^ permalink raw reply related [flat|nested] 9+ messages in thread
* Re: [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma @ 2026-09-17 10:33 ` sashiko-bot 2026-09-17 15:55 ` Frank Li 2026-10-05 14:19 ` Vinod Koul 2 siblings, 0 replies; 9+ messages in thread From: sashiko-bot @ 2026-09-17 10:33 UTC (permalink / raw) To: Devendra K Verma; +Cc: Frank.Li, dmaengine, linux-pci, vkoul > Sort register field macros by bit position to improve readability. > No functional change. > > Signed-off-by: Devendra K Verma <devverma@amd.com> Sashiko has reviewed this patch and found no issues. It looks great! -- Sashiko AI review · https://sashiko.dev/#/patchset/20260917103050.1020982-1-devverma@amd.com?part=1 ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma 2026-09-17 10:33 ` sashiko-bot @ 2026-09-17 15:55 ` Frank Li 2026-10-05 14:19 ` Vinod Koul 2 siblings, 0 replies; 9+ messages in thread From: Frank Li @ 2026-09-17 15:55 UTC (permalink / raw) To: Devendra K Verma Cc: mani, vkoul, frank.li, den, dmaengine, linux-pci, linux-kernel, michal.simek On Thu, Sep 17, 2026 at 04:00:49PM +0530, Devendra K Verma wrote: > Sort register field macros by bit position to improve readability. > No functional change. > > Signed-off-by: Devendra K Verma <devverma@amd.com> > --- Reviewed-by: Frank Li <Frank.Li@nxp.com> > Changes in v1: > o Corrected heading and body as per reviewer's suggestion > --- > drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c > index 9f237ba916de..006dea7d6322 100644 > --- a/drivers/dma/dw-edma/dw-edma-pcie.c > +++ b/drivers/dma/dw-edma/dw-edma-pcie.c > @@ -31,8 +31,8 @@ > > #define DW_PCIE_XILINX_MDB_VSEC_DMA_ID 0x6 > #define DW_PCIE_XILINX_MDB_VSEC_ID 0x20 > -#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_MAP GENMASK(2, 0) > +#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_WR_CH GENMASK(9, 0) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_RD_CH GENMASK(25, 16) > > -- > 2.43.0 > ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma 2026-09-17 10:33 ` sashiko-bot 2026-09-17 15:55 ` Frank Li @ 2026-10-05 14:19 ` Vinod Koul 2026-10-07 10:01 ` Verma, Devendra 2 siblings, 1 reply; 9+ messages in thread From: Vinod Koul @ 2026-10-05 14:19 UTC (permalink / raw) To: Devendra K Verma Cc: mani, frank.li, den, dmaengine, linux-pci, linux-kernel, michal.simek On 17-09-26, 16:00, Devendra K Verma wrote: > Sort register field macros by bit position to improve readability. > No functional change. This fails on current code and needs a bit more sorting. > > Signed-off-by: Devendra K Verma <devverma@amd.com> > --- > Changes in v1: > o Corrected heading and body as per reviewer's suggestion > --- > drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c > index 9f237ba916de..006dea7d6322 100644 > --- a/drivers/dma/dw-edma/dw-edma-pcie.c > +++ b/drivers/dma/dw-edma/dw-edma-pcie.c > @@ -31,8 +31,8 @@ > > #define DW_PCIE_XILINX_MDB_VSEC_DMA_ID 0x6 > #define DW_PCIE_XILINX_MDB_VSEC_ID 0x20 > -#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_MAP GENMASK(2, 0) > +#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_WR_CH GENMASK(9, 0) > #define DW_PCIE_XILINX_MDB_VSEC_DMA_RD_CH GENMASK(25, 16) > > -- > 2.43.0 -- ~Vinod ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position 2026-10-05 14:19 ` Vinod Koul @ 2026-10-07 10:01 ` Verma, Devendra 0 siblings, 0 replies; 9+ messages in thread From: Verma, Devendra @ 2026-10-07 10:01 UTC (permalink / raw) To: Vinod Koul Cc: mani, frank.li, den, dmaengine, linux-pci, linux-kernel, michal.simek, devverma On 05-Oct-26 19:49, Vinod Koul wrote: > On 17-09-26, 16:00, Devendra K Verma wrote: >> Sort register field macros by bit position to improve readability. >> No functional change. > > This fails on current code and needs a bit more sorting. > I will sort it out and resend the patch after re-basing. Thank you! -Devendra >> >> Signed-off-by: Devendra K Verma <devverma@amd.com> >> --- >> Changes in v1: >> o Corrected heading and body as per reviewer's suggestion >> --- >> drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) >> >> diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c >> index 9f237ba916de..006dea7d6322 100644 >> --- a/drivers/dma/dw-edma/dw-edma-pcie.c >> +++ b/drivers/dma/dw-edma/dw-edma-pcie.c >> @@ -31,8 +31,8 @@ >> >> #define DW_PCIE_XILINX_MDB_VSEC_DMA_ID 0x6 >> #define DW_PCIE_XILINX_MDB_VSEC_ID 0x20 >> -#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) >> #define DW_PCIE_XILINX_MDB_VSEC_DMA_MAP GENMASK(2, 0) >> +#define DW_PCIE_XILINX_MDB_VSEC_DMA_BAR GENMASK(10, 8) >> #define DW_PCIE_XILINX_MDB_VSEC_DMA_WR_CH GENMASK(9, 0) >> #define DW_PCIE_XILINX_MDB_VSEC_DMA_RD_CH GENMASK(25, 16) >> >> -- >> 2.43.0 > ^ permalink raw reply [flat|nested] 9+ messages in thread
* [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment 2026-09-17 10:30 [PATCH v2 0/2] Macro Ordering and Typo Correction Devendra K Verma 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma @ 2026-09-17 10:30 ` Devendra K Verma 2026-09-17 10:32 ` sashiko-bot 2026-09-17 15:56 ` Frank Li 1 sibling, 2 replies; 9+ messages in thread From: Devendra K Verma @ 2026-09-17 10:30 UTC (permalink / raw) To: mani, vkoul, frank.li, den Cc: dmaengine, linux-pci, linux-kernel, michal.simek, devverma Replace 'MDB' with 'CPM6' in the xilinx_cpm6_dma_data comment to fix the IP name typo. No functional change. Signed-off-by: Devendra K Verma <devverma@amd.com> --- Changes in v1: o Corrected heading and body as per reviewer's suggestion --- drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c index 006dea7d6322..762a693ab55b 100644 --- a/drivers/dma/dw-edma/dw-edma-pcie.c +++ b/drivers/dma/dw-edma/dw-edma-pcie.c @@ -146,7 +146,7 @@ static const struct dw_edma_pcie_data xilinx_mdb_data = { }; static const struct dw_edma_pcie_data xilinx_cpm6_dma_data = { - /* MDB registers location */ + /* CPM6 registers location */ .rg.bar = BAR_0, .rg.off = SZ_4K, /* 4 Kbytes */ .rg.sz = SZ_8K, /* 8 Kbytes */ -- 2.43.0 ^ permalink raw reply related [flat|nested] 9+ messages in thread
* Re: [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment 2026-09-17 10:30 ` [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment Devendra K Verma @ 2026-09-17 10:32 ` sashiko-bot 2026-09-17 15:56 ` Frank Li 1 sibling, 0 replies; 9+ messages in thread From: sashiko-bot @ 2026-09-17 10:32 UTC (permalink / raw) To: Devendra K Verma; +Cc: vkoul, dmaengine, linux-pci, Frank.Li > Replace 'MDB' with 'CPM6' in the xilinx_cpm6_dma_data comment to > fix the IP name typo. > No functional change. > > Signed-off-by: Devendra K Verma <devverma@amd.com> Sashiko has reviewed this patch and found no issues. It looks great! -- Sashiko AI review · https://sashiko.dev/#/patchset/20260917103050.1020982-1-devverma@amd.com?part=2 ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment 2026-09-17 10:30 ` [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment Devendra K Verma 2026-09-17 10:32 ` sashiko-bot @ 2026-09-17 15:56 ` Frank Li 1 sibling, 0 replies; 9+ messages in thread From: Frank Li @ 2026-09-17 15:56 UTC (permalink / raw) To: Devendra K Verma Cc: mani, vkoul, frank.li, den, dmaengine, linux-pci, linux-kernel, michal.simek On Thu, Sep 17, 2026 at 04:00:50PM +0530, Devendra K Verma wrote: > Replace 'MDB' with 'CPM6' in the xilinx_cpm6_dma_data comment to > fix the IP name typo. > No functional change. > > Signed-off-by: Devendra K Verma <devverma@amd.com> > --- Reviewed-by: Frank Li <Frank.Li@nxp.com> > Changes in v1: > o Corrected heading and body as per reviewer's suggestion > --- > drivers/dma/dw-edma/dw-edma-pcie.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/dma/dw-edma/dw-edma-pcie.c b/drivers/dma/dw-edma/dw-edma-pcie.c > index 006dea7d6322..762a693ab55b 100644 > --- a/drivers/dma/dw-edma/dw-edma-pcie.c > +++ b/drivers/dma/dw-edma/dw-edma-pcie.c > @@ -146,7 +146,7 @@ static const struct dw_edma_pcie_data xilinx_mdb_data = { > }; > > static const struct dw_edma_pcie_data xilinx_cpm6_dma_data = { > - /* MDB registers location */ > + /* CPM6 registers location */ > .rg.bar = BAR_0, > .rg.off = SZ_4K, /* 4 Kbytes */ > .rg.sz = SZ_8K, /* 8 Kbytes */ > -- > 2.43.0 > ^ permalink raw reply [flat|nested] 9+ messages in thread
end of thread, other threads:[~2026-10-07 10:02 UTC | newest] Thread overview: 9+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2026-09-17 10:30 [PATCH v2 0/2] Macro Ordering and Typo Correction Devendra K Verma 2026-09-17 10:30 ` [PATCH v2 1/2] dmaengine: dw-edma: Sort Register Field Macros by Bit Position Devendra K Verma 2026-09-17 10:33 ` sashiko-bot 2026-09-17 15:55 ` Frank Li 2026-10-05 14:19 ` Vinod Koul 2026-10-07 10:01 ` Verma, Devendra 2026-09-17 10:30 ` [PATCH v2 2/2] dmaengine: dw-edma: correct IP name in xilinx_cpm6_dma_data comment Devendra K Verma 2026-09-17 10:32 ` sashiko-bot 2026-09-17 15:56 ` Frank Li
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox