From: Paul Walmsley <pjw@kernel.org>
To: Jia Wang <wangjia@ultrarisc.com>
Cc: "Paul Walmsley" <pjw@kernel.org>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Albert Ou" <aou@eecs.berkeley.edu>,
"Alexandre Ghiti" <alex@ghiti.fr>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kwilczynski@kernel.org>,
"Manivannan Sadhasivam" <mani@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Xincheng Zhang" <zhangxincheng@ultrarisc.com>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
"Conor Dooley" <conor.dooley@microchip.com>
Subject: Re: [PATCH v4 1/3] riscv: add UltraRISC SoC family Kconfig support
Date: Wed, 8 Jul 2026 10:52:02 -0600 (MDT) [thread overview]
Message-ID: <3cf5f6f0-25f2-c0ca-d0ac-aa8672ea4586@kernel.org> (raw)
In-Reply-To: <20260427-ultrarisc-pcie-v4-1-98935f6cdfb5@ultrarisc.com>
On Mon, 27 Apr 2026, Jia Wang wrote:
> The first SoC in the UltraRISC series is UR-DP1000, containing octa
> UltraRISC CP100 cores.
>
> Signed-off-by: Jia Wang <wangjia@ultrarisc.com>
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
I pulled this out and will queue it for v7.2-rc. As Krzysztof mentioned,
it's best if you group patches together into separate series that will be
merged by specific maintainers.
thanks
- Paul
next prev parent reply other threads:[~2026-07-08 16:52 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-27 1:32 [PATCH v4 0/3] riscv: Add PCIe support for UltraRISC DP1000 SoC Jia Wang
2026-04-27 1:32 ` [PATCH v4 1/3] riscv: add UltraRISC SoC family Kconfig support Jia Wang
2026-07-08 16:52 ` Paul Walmsley [this message]
2026-04-27 1:32 ` [PATCH v4 2/3] dt-bindings: PCI: Add UltraRISC DP1000 PCIe controller Jia Wang
2026-04-27 1:32 ` [PATCH v4 3/3] PCI: ultrarisc: Add UltraRISC DP1000 PCIe Root Complex driver Jia Wang
2026-05-11 6:12 ` Jia Wang
2026-05-11 8:31 ` (subset) [PATCH v4 0/3] riscv: Add PCIe support for UltraRISC DP1000 SoC Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3cf5f6f0-25f2-c0ca-d0ac-aa8672ea4586@kernel.org \
--to=pjw@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=conor.dooley@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=jingoohan1@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=palmer@dabbelt.com \
--cc=robh@kernel.org \
--cc=wangjia@ultrarisc.com \
--cc=zhangxincheng@ultrarisc.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox