From: Dongdong Liu <liudongdong3@huawei.com>
To: <helgaas@kernel.org>, <hch@infradead.org>, <linux-pci@vger.kernel.org>
Subject: Re: [PATCH V2 5/5] PCI: Enable 10-Bit tag support for PCIe RP devices
Date: Tue, 11 May 2021 23:24:16 +0800 [thread overview]
Message-ID: <791a5af6-bcbb-a824-ecd7-504abe7194e2@huawei.com> (raw)
In-Reply-To: <1620745965-91535-1-git-send-email-liudongdong3@huawei.com>
This patch is based on the patchset [PATCH V2 0/5] PCI: Enable 10-Bit
tag support for PCIe devices.
I use "git send-email" report "4.4.2 Message submission rate for this
client has exceeded the configured limit" lead missed [PATCH V2 5/5].
Current I send the [PATCH V2 5/5] separately.
I have not figured out the "git send-email" issue :(. sometimes it's ok.
Thanks,
Dongdong
On 2021/5/11 23:12, Dongdong Liu wrote:
> PCIe spec 5.0r1.0 section 2.2.6.2 implementation note, In configurations
> where a Requester with 10-Bit Tag Requester capability needs to target
> multiple Completers, one needs to ensure that the Requester sends 10-Bit
> Tag Requests only to Completers that have 10-Bit Tag Completer capability.
> So we enable 10-Bit Tag Requester for root port only when the devices
> under the root port support 10-Bit Tag Completer.
>
> Signed-off-by: Dongdong Liu <liudongdong3@huawei.com>
> ---
> drivers/pci/pcie/portdrv_pci.c | 76 ++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 76 insertions(+)
>
> diff --git a/drivers/pci/pcie/portdrv_pci.c b/drivers/pci/pcie/portdrv_pci.c
> index c7ff1ee..19e6e62 100644
> --- a/drivers/pci/pcie/portdrv_pci.c
> +++ b/drivers/pci/pcie/portdrv_pci.c
> @@ -90,6 +90,79 @@ static const struct dev_pm_ops pcie_portdrv_pm_ops = {
> #define PCIE_PORTDRV_PM_OPS NULL
> #endif /* !PM */
>
> +static int pci_10bit_tag_comp_support(struct pci_dev *dev, void *data)
> +{
> + u8 *support = data;
> +
> + if (*support == 0)
> + return 0;
> +
> + if (!pci_is_pcie(dev)) {
> + *support = 0;
> + return 0;
> + }
> +
> + /*
> + * PCIe spec 5.0r1.0 section 2.2.6.2 implementation note
> + * For configurations where a Requester with 10-Bit Tag Requester capability
> + * targets Completers where some do and some do not have 10-Bit Tag
> + * Completer capability, how the Requester determines which NPRs include
> + * 10-Bit Tags is outside the scope of this specification. So we do not consider
> + * hotplug scenario.
> + */
> + if (dev->is_hotplug_bridge) {
> + *support = 0;
> + return 0;
> + }
> +
> +
> + if (!(dev->devcap2 & PCI_EXP_DEVCAP2_10BIT_TAG_COMP)) {
> + *support = 0;
> + return 0;
> + }
> +
> +
> + return 0;
> +}
> +
> +static void pci_configure_rp_10bit_tag(struct pci_dev *dev)
> +{
> + u8 support = 1;
> + struct pci_dev *pchild;
> +
> + if (dev->subordinate == NULL)
> + return;
> +
> + /* If no devices under the root port, no need to enable 10-Bit Tag. */
> + pchild = list_first_entry_or_null(&dev->subordinate->devices,
> + struct pci_dev, bus_list);
> + if (pchild == NULL)
> + return;
> +
> + pci_10bit_tag_comp_support(dev, &support);
> + if (!support)
> + return;
> +
> + /*
> + * PCIe spec 5.0r1.0 section 2.2.6.2 implementation note
> + * In configurations where a Requester with 10-Bit Tag Requester capability
> + * needs to target multiple Completers, one needs to ensure that the
> + * Requester sends 10-Bit Tag Requests only to Completers that have 10-Bit
> + * Tag Completer capability. So we enable 10-Bit Tag Requester for root port
> + * only when the devices under the root port support 10-Bit Tag Completer.
> + */
> + pci_walk_bus(dev->subordinate, pci_10bit_tag_comp_support, &support);
> + if (!support)
> + return;
> +
> + if (!(dev->devcap2 & PCI_EXP_DEVCAP2_10BIT_TAG_REQ))
> + return;
> +
> + pci_dbg(dev, "enabling 10-Bit Tag Requester\n");
> + pcie_capability_set_word(dev, PCI_EXP_DEVCTL2,
> + PCI_EXP_DEVCTL2_10BIT_TAG_REQ_EN);
> +}
> +
> /*
> * pcie_portdrv_probe - Probe PCI-Express port devices
> * @dev: PCI-Express port device being probed
> @@ -111,6 +184,9 @@ static int pcie_portdrv_probe(struct pci_dev *dev,
> (type != PCI_EXP_TYPE_RC_EC)))
> return -ENODEV;
>
> + if (type == PCI_EXP_TYPE_ROOT_PORT)
> + pci_configure_rp_10bit_tag(dev);
> +
> if (type == PCI_EXP_TYPE_RC_EC)
> pcie_link_rcec(dev);
>
>
next prev parent reply other threads:[~2021-05-11 15:24 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-11 15:12 [PATCH V2 5/5] PCI: Enable 10-Bit tag support for PCIe RP devices Dongdong Liu
2021-05-11 15:24 ` Dongdong Liu [this message]
2021-05-11 15:31 ` Christoph Hellwig
2021-05-12 7:34 ` Dongdong Liu
2021-05-11 15:29 ` Christoph Hellwig
2021-05-12 7:35 ` Dongdong Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=791a5af6-bcbb-a824-ecd7-504abe7194e2@huawei.com \
--to=liudongdong3@huawei.com \
--cc=hch@infradead.org \
--cc=helgaas@kernel.org \
--cc=linux-pci@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox