From: "Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>
To: "Maciej W. Rozycki" <macro@orcam.me.uk>
Cc: Matthew W Carlis <mattc@purestorage.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Mika Westerberg <mika.westerberg@linux.intel.com>,
Oliver O'Halloran <oohall@gmail.com>,
linux-pci@vger.kernel.org, LKML <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2 2/4] PCI: Revert to the original speed after PCIe failed link retraining
Date: Mon, 12 Aug 2024 13:36:36 +0300 (EEST) [thread overview]
Message-ID: <d2110cf7-7dd1-73b3-d139-746588b2967f@linux.intel.com> (raw)
In-Reply-To: <alpine.DEB.2.21.2408091204580.61955@angie.orcam.me.uk>
[-- Attachment #1: Type: text/plain, Size: 3356 bytes --]
On Fri, 9 Aug 2024, Maciej W. Rozycki wrote:
> When `pcie_failed_link_retrain' has failed to retrain the link by hand
> it leaves the link speed restricted to 2.5GT/s, which will then affect
> any device that has been plugged in later on, which may not suffer from
> the problem that caused the speed restriction to have been attempted.
> Consequently such a downstream device will suffer from an unnecessary
> communication throughput limitation and therefore performance loss.
>
> Remove the speed restriction then and revert the Link Control 2 register
> to its original state if link retraining with the speed restriction in
> place has failed. Retrain the link again afterwards to remove any
> residual state, ignoring the result as it's supposed to fail anyway.
>
> Fixes: a89c82249c37 ("PCI: Work around PCIe link training failures")
> Reported-by: Matthew W Carlis <mattc@purestorage.com>
> Link: https://lore.kernel.org/r/20240806000659.30859-1-mattc@purestorage.com/
> Link: https://lore.kernel.org/r/20240722193407.23255-1-mattc@purestorage.com/
> Signed-off-by: Maciej W. Rozycki <macro@orcam.me.uk>
> Cc: stable@vger.kernel.org # v6.5+
> ---
> New change in v2.
> ---
> drivers/pci/quirks.c | 11 ++++++++++-
> 1 file changed, 10 insertions(+), 1 deletion(-)
>
> linux-pcie-failed-link-retrain-fail-unclamp.diff
> Index: linux-macro/drivers/pci/quirks.c
> ===================================================================
> --- linux-macro.orig/drivers/pci/quirks.c
> +++ linux-macro/drivers/pci/quirks.c
> @@ -66,7 +66,7 @@
> * apply this erratum workaround to any downstream ports as long as they
> * support Link Active reporting and have the Link Control 2 register.
> * Restrict the speed to 2.5GT/s then with the Target Link Speed field,
> - * request a retrain and wait 200ms for the data link to go up.
> + * request a retrain and check the result.
> *
> * If this turns out successful and we know by the Vendor:Device ID it is
> * safe to do so, then lift the restriction, letting the devices negotiate
> @@ -74,6 +74,10 @@
> * firmware may have already arranged and lift it with ports that already
> * report their data link being up.
> *
> + * Otherwise revert the speed to the original setting and request a retrain
> + * again to remove any residual state, ignoring the result as it's supposed
> + * to fail anyway.
> + *
> * Return TRUE if the link has been successfully retrained, otherwise FALSE.
> */
> bool pcie_failed_link_retrain(struct pci_dev *dev)
> @@ -92,6 +96,8 @@ bool pcie_failed_link_retrain(struct pci
> pcie_capability_read_word(dev, PCI_EXP_LNKSTA, &lnksta);
> if ((lnksta & (PCI_EXP_LNKSTA_LBMS | PCI_EXP_LNKSTA_DLLLA)) ==
> PCI_EXP_LNKSTA_LBMS) {
> + u16 oldlnkctl2 = lnkctl2;
> +
> pci_info(dev, "broken device, retraining non-functional downstream link at 2.5GT/s\n");
>
> lnkctl2 &= ~PCI_EXP_LNKCTL2_TLS;
> @@ -100,6 +106,9 @@ bool pcie_failed_link_retrain(struct pci
>
> if (pcie_retrain_link(dev, false)) {
> pci_info(dev, "retraining failed\n");
> + pcie_capability_write_word(dev, PCI_EXP_LNKCTL2,
> + oldlnkctl2);
> + pcie_retrain_link(dev, false);
> return false;
> }
Reviewed-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>
--
i.
next prev parent reply other threads:[~2024-08-12 10:36 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-09 13:24 [PATCH v2 0/4] PCI: Rework error reporting with PCIe failed link retraining Maciej W. Rozycki
2024-08-09 13:24 ` [PATCH v2 1/4] PCI: Clear the LBMS bit after a link retrain Maciej W. Rozycki
2024-08-12 10:35 ` Ilpo Järvinen
2024-08-12 14:21 ` Maciej W. Rozycki
2024-08-09 13:24 ` [PATCH v2 2/4] PCI: Revert to the original speed after PCIe failed link retraining Maciej W. Rozycki
2024-08-12 10:36 ` Ilpo Järvinen [this message]
2024-08-15 5:57 ` Matthew W Carlis
2024-08-22 9:13 ` Ilpo Järvinen
2024-08-25 13:48 ` Maciej W. Rozycki
2024-08-09 13:24 ` [PATCH v2 3/4] PCI: Correct error reporting with " Maciej W. Rozycki
2024-08-09 13:25 ` [PATCH v2 4/4] PCI: Use an error code " Maciej W. Rozycki
2024-08-09 19:57 ` [PATCH v2 0/4] PCI: Rework error reporting " Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d2110cf7-7dd1-73b3-d139-746588b2967f@linux.intel.com \
--to=ilpo.jarvinen@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=macro@orcam.me.uk \
--cc=mattc@purestorage.com \
--cc=mika.westerberg@linux.intel.com \
--cc=oohall@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox