From: Prudhvi Yarlagadda <quic_pyarlaga@quicinc.com>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Cc: <jingoohan1@gmail.com>, <lpieralisi@kernel.org>, <kw@linux.com>,
<robh@kernel.org>, <bhelgaas@google.com>,
<linux-pci@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-arm-msm@vger.kernel.org>, <quic_mrana@quicinc.com>
Subject: Re: [PATCH v3 1/2] PCI: dwc: Add dbi_phys_addr and atu_phys_addr to struct dw_pcie
Date: Wed, 24 Jul 2024 11:28:36 -0700 [thread overview]
Message-ID: <f60f3c75-d1cf-4622-8815-8cea17ae323c@quicinc.com> (raw)
In-Reply-To: <20240724135305.GE3349@thinkpad>
Hi Manivannan,
Thanks for the review comments.
On 7/24/2024 6:53 AM, Manivannan Sadhasivam wrote:
> On Tue, Jul 23, 2024 at 07:27:18PM -0700, Prudhvi Yarlagadda wrote:
>
> Subject could be modified as below:
>
> PCI: dwc: Cache DBI and iATU physical addresses in 'struct dw_pcie_ops'
>
ACK. I will update it in the next patch.
>> Both DBI and ATU physical base addresses are needed by pcie_qcom.c
>> driver to program the location of DBI and ATU blocks in Qualcomm
>> PCIe Controller specific PARF hardware block.
>>
>> Signed-off-by: Prudhvi Yarlagadda <quic_pyarlaga@quicinc.com>
>
> Suggested-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
>
> - Mani
>
ACK. I will add it in the next patch.
Thanks,
Prudhvi
>> Reviewed-by: Mayank Rana <quic_mrana@quicinc.com>
>> ---
>> drivers/pci/controller/dwc/pcie-designware.c | 2 ++
>> drivers/pci/controller/dwc/pcie-designware.h | 2 ++
>> 2 files changed, 4 insertions(+)
>>
>> diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
>> index 1b5aba1f0c92..bc3a5d6b0177 100644
>> --- a/drivers/pci/controller/dwc/pcie-designware.c
>> +++ b/drivers/pci/controller/dwc/pcie-designware.c
>> @@ -112,6 +112,7 @@ int dw_pcie_get_resources(struct dw_pcie *pci)
>> pci->dbi_base = devm_pci_remap_cfg_resource(pci->dev, res);
>> if (IS_ERR(pci->dbi_base))
>> return PTR_ERR(pci->dbi_base);
>> + pci->dbi_phys_addr = res->start;
>> }
>>
>> /* DBI2 is mainly useful for the endpoint controller */
>> @@ -134,6 +135,7 @@ int dw_pcie_get_resources(struct dw_pcie *pci)
>> pci->atu_base = devm_ioremap_resource(pci->dev, res);
>> if (IS_ERR(pci->atu_base))
>> return PTR_ERR(pci->atu_base);
>> + pci->atu_phys_addr = res->start;
>> } else {
>> pci->atu_base = pci->dbi_base + DEFAULT_DBI_ATU_OFFSET;
>> }
>> diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
>> index 53c4c8f399c8..efc72989330c 100644
>> --- a/drivers/pci/controller/dwc/pcie-designware.h
>> +++ b/drivers/pci/controller/dwc/pcie-designware.h
>> @@ -407,8 +407,10 @@ struct dw_pcie_ops {
>> struct dw_pcie {
>> struct device *dev;
>> void __iomem *dbi_base;
>> + phys_addr_t dbi_phys_addr;
>> void __iomem *dbi_base2;
>> void __iomem *atu_base;
>> + phys_addr_t atu_phys_addr;
>> size_t atu_size;
>> u32 num_ib_windows;
>> u32 num_ob_windows;
>> --
>> 2.25.1
>>
>
next prev parent reply other threads:[~2024-07-24 18:29 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-24 2:27 [PATCH v3 0/2] PCI: qcom: Avoid DBI and ATU register space mirroring Prudhvi Yarlagadda
2024-07-24 2:27 ` [PATCH v3 1/2] PCI: dwc: Add dbi_phys_addr and atu_phys_addr to struct dw_pcie Prudhvi Yarlagadda
2024-07-24 13:53 ` Manivannan Sadhasivam
2024-07-24 18:28 ` Prudhvi Yarlagadda [this message]
2024-07-24 18:39 ` Bjorn Helgaas
2024-07-25 23:05 ` Prudhvi Yarlagadda
2024-08-01 19:25 ` Serge Semin
2024-08-01 21:29 ` Prudhvi Yarlagadda
2024-08-01 21:59 ` Serge Semin
2024-08-02 5:22 ` Manivannan Sadhasivam
2024-08-02 9:22 ` Serge Semin
2024-08-08 18:30 ` Prudhvi Yarlagadda
2024-08-08 19:04 ` Bjorn Helgaas
2024-07-24 2:27 ` [PATCH v3 2/2] PCI: qcom: Avoid DBI and ATU register space mirror to BAR/MMIO region Prudhvi Yarlagadda
2024-07-24 14:10 ` Manivannan Sadhasivam
2024-07-24 18:34 ` Prudhvi Yarlagadda
2024-07-24 18:43 ` Bjorn Helgaas
2024-07-25 23:03 ` Prudhvi Yarlagadda
2024-07-29 22:51 ` Bjorn Helgaas
2024-07-29 23:57 ` Prudhvi Yarlagadda
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f60f3c75-d1cf-4622-8815-8cea17ae323c@quicinc.com \
--to=quic_pyarlaga@quicinc.com \
--cc=bhelgaas@google.com \
--cc=jingoohan1@gmail.com \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_mrana@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox