* [PATCH v3 0/3] Add Framework FRANME0000 dts
@ 2024-09-25 5:31 Sandie Cao
2024-09-25 7:31 ` Krzysztof Kozlowski
0 siblings, 1 reply; 2+ messages in thread
From: Sandie Cao @ 2024-09-25 5:31 UTC (permalink / raw)
To: Emil Renner Berthing
Cc: Conor Dooley, Rob Herring, Krzysztof Kozlowski, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Heiko Stuebner, Neil Armstrong, rafal,
Linus Walleij, Michael Zhu, Drew Fustini, linux-riscv, devicetree,
linux-kernel, dhs, ams, gregkh, yuning.liang, huiming.qiu,
Sandie Cao
DeepComputing is creating a RISC-V Framework Laptop 13 Mainboard
powered by a StarFive JH7110 processor.This is a developer-focused
product, aimed at making tinkering with RISC-V more accessible.
The Mainboard is under development and we'll share more on functionality,
compatibility, and availability as the program progresses.
Framework Model: Framework FRANME0000
DeepComputing Model: DeepComputing fm7110
V1:
- Add framework dts and config.
V2:
- Add deepcomputing into vendor list.
- Add deepcomputing,fm7110 into model compatible list.
- Fix the error about dtbs_check.
- Framework Config will be included in later patch.
V3:
- Update board features into description
Sandie Cao (3):
dt-bindings: vendor: add deepcomputing
dt-bindings: riscv: starfive: add deepcomputing,fm7110
riscv: dts: starfive: add framework dts
.../devicetree/bindings/riscv/starfive.yaml | 1 +
.../devicetree/bindings/vendor-prefixes.yaml | 2 ++
arch/riscv/boot/dts/starfive/Makefile | 1 +
.../boot/dts/starfive/jh7110-framework.dts | 34 +++++++++++++++++++
4 files changed, 38 insertions(+)
create mode 100644 arch/riscv/boot/dts/starfive/jh7110-framework.dts
base-commit: abf2050f51fdca0fd146388f83cddd95a57a008d
--
2.34.1
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH v3 0/3] Add Framework FRANME0000 dts
2024-09-25 5:31 [PATCH v3 0/3] Add Framework FRANME0000 dts Sandie Cao
@ 2024-09-25 7:31 ` Krzysztof Kozlowski
0 siblings, 0 replies; 2+ messages in thread
From: Krzysztof Kozlowski @ 2024-09-25 7:31 UTC (permalink / raw)
To: Sandie Cao, Emil Renner Berthing
Cc: Conor Dooley, Rob Herring, Krzysztof Kozlowski, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Heiko Stuebner, Neil Armstrong, rafal,
Linus Walleij, Michael Zhu, Drew Fustini, linux-riscv, devicetree,
linux-kernel, dhs, ams, gregkh, yuning.liang, huiming.qiu
On 25/09/2024 07:31, Sandie Cao wrote:
> DeepComputing is creating a RISC-V Framework Laptop 13 Mainboard
> powered by a StarFive JH7110 processor.This is a developer-focused
> product, aimed at making tinkering with RISC-V more accessible.
> The Mainboard is under development and we'll share more on functionality,
> compatibility, and availability as the program progresses.
>
> Framework Model: Framework FRANME0000
> DeepComputing Model: DeepComputing fm7110
>
> V1:
> - Add framework dts and config.
You got two times the same feedback - you send patches incorrectly with
broken threading. Two times you ignored it.
This is the third time.
Making mistake is fine, we all make. Making same mistake twice is wrong.
Means you do not learn.
Making same mistake three times, is wasting my time.
NAK.
Start using 'b4' tool if you do not understand how to use 'git
format-patch'.
Best regards,
Krzysztof
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-09-25 7:47 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-09-25 5:31 [PATCH v3 0/3] Add Framework FRANME0000 dts Sandie Cao
2024-09-25 7:31 ` Krzysztof Kozlowski
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox