* Re: Arndale Timer Interrupt Question [not found] <CAPUj1OM=Zn2nd98aXRCRUJrLknkS0o44V1BfuJhz5i19w+M5Ow@mail.gmail.com> @ 2014-01-09 12:52 ` Bartlomiej Zolnierkiewicz 2014-01-10 16:57 ` Tomasz Figa 0 siblings, 1 reply; 4+ messages in thread From: Bartlomiej Zolnierkiewicz @ 2014-01-09 12:52 UTC (permalink / raw) To: Mj Embd; +Cc: linaro-kernel, linux-kernel@vger.kernel.org, linux-samsung-soc added linux-samsung-soc to cc:, it is a better suited list for this question On Thursday, January 09, 2014 10:30:56 AM Mj Embd wrote: > I am a bit confused on the interrupt number for CNTVIRQ..CNTHPIRQ. Can > you please help here. > > As per the exynos5 public manual > What is the difference between CPU_nCNTHPIRQ[0] and CNTHPIRQ. > > While the later has an interrupt ID 26, the former is part of a group > with combined interrupt id as 33 for core 0 and 54 for core 1. > > For a timer interrupt which goes to PL2, which id should be used 26 or > 33 for core 0 ? > > Please clear this confusion. > > Many Thanks ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: Arndale Timer Interrupt Question 2014-01-09 12:52 ` Arndale Timer Interrupt Question Bartlomiej Zolnierkiewicz @ 2014-01-10 16:57 ` Tomasz Figa 2014-01-23 6:10 ` Mj Embd 0 siblings, 1 reply; 4+ messages in thread From: Tomasz Figa @ 2014-01-10 16:57 UTC (permalink / raw) To: Bartlomiej Zolnierkiewicz, Mj Embd Cc: linaro-kernel, linux-kernel@vger.kernel.org, linux-samsung-soc Hi, On 09.01.2014 13:52, Bartlomiej Zolnierkiewicz wrote: > > added linux-samsung-soc to cc:, > it is a better suited list for this question > > On Thursday, January 09, 2014 10:30:56 AM Mj Embd wrote: >> I am a bit confused on the interrupt number for CNTVIRQ..CNTHPIRQ. Can >> you please help here. >> >> As per the exynos5 public manual >> What is the difference between CPU_nCNTHPIRQ[0] and CNTHPIRQ. I'm not sure if this is really what I think it is, but looking at the manual, CPU_nCNTHPIRQ[0] and [1] SPI ports and CNTHPIRQ PPI port seem to be the same signals, with the difference that the first two are shared interrupts connected through the combiner, while the last one is a per-processor interrupt, directly connected to GIC PPI port, allowing each CPU to get its own CNTHPIRQ signal ([0] for CPU 0 and [1] for CPU 1). Best regards, Tomasz >> >> While the later has an interrupt ID 26, the former is part of a group >> with combined interrupt id as 33 for core 0 and 54 for core 1. >> >> For a timer interrupt which goes to PL2, which id should be used 26 or >> 33 for core 0 ? >> >> Please clear this confusion. >> >> Many Thanks > > -- > To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in > the body of a message to majordomo@vger.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html > ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: Arndale Timer Interrupt Question 2014-01-10 16:57 ` Tomasz Figa @ 2014-01-23 6:10 ` Mj Embd 2014-01-24 13:46 ` Tomasz Figa 0 siblings, 1 reply; 4+ messages in thread From: Mj Embd @ 2014-01-23 6:10 UTC (permalink / raw) To: Tomasz Figa Cc: Bartlomiej Zolnierkiewicz, linaro-kernel, linux-kernel@vger.kernel.org, linux-samsung-soc On 1/10/14, Tomasz Figa <t.figa@samsung.com> wrote: > Hi, > > On 09.01.2014 13:52, Bartlomiej Zolnierkiewicz wrote: >> >> added linux-samsung-soc to cc:, >> it is a better suited list for this question >> >> On Thursday, January 09, 2014 10:30:56 AM Mj Embd wrote: >>> I am a bit confused on the interrupt number for CNTVIRQ..CNTHPIRQ. Can >>> you please help here. >>> >>> As per the exynos5 public manual >>> What is the difference between CPU_nCNTHPIRQ[0] and CNTHPIRQ. > > I'm not sure if this is really what I think it is, but looking at the > manual, CPU_nCNTHPIRQ[0] and [1] SPI ports and CNTHPIRQ PPI port seem to > be the same signals, with the difference that the first two are shared > interrupts connected through the combiner, while the last one is a > per-processor interrupt, directly connected to GIC PPI port, allowing > each CPU to get its own CNTHPIRQ signal ([0] for CPU 0 and [1] for CPU 1). So while registering the IRQ which one has to be used Core0:26/33 Core1:26/54 ? > Best regards, > Tomasz > >>> >>> While the later has an interrupt ID 26, the former is part of a group >>> with combined interrupt id as 33 for core 0 and 54 for core 1. >>> >>> For a timer interrupt which goes to PL2, which id should be used 26 or >>> 33 for core 0 ? >>> >>> Please clear this confusion. >>> >>> Many Thanks >> >> -- >> To unsubscribe from this list: send the line "unsubscribe >> linux-samsung-soc" in >> the body of a message to majordomo@vger.kernel.org >> More majordomo info at http://vger.kernel.org/majordomo-info.html >> > -- -mj ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: Arndale Timer Interrupt Question 2014-01-23 6:10 ` Mj Embd @ 2014-01-24 13:46 ` Tomasz Figa 0 siblings, 0 replies; 4+ messages in thread From: Tomasz Figa @ 2014-01-24 13:46 UTC (permalink / raw) To: Mj Embd Cc: Bartlomiej Zolnierkiewicz, linaro-kernel, linux-kernel@vger.kernel.org, linux-samsung-soc On 23.01.2014 07:10, Mj Embd wrote: > On 1/10/14, Tomasz Figa <t.figa@samsung.com> wrote: >> Hi, >> >> On 09.01.2014 13:52, Bartlomiej Zolnierkiewicz wrote: >>> >>> added linux-samsung-soc to cc:, >>> it is a better suited list for this question >>> >>> On Thursday, January 09, 2014 10:30:56 AM Mj Embd wrote: >>>> I am a bit confused on the interrupt number for CNTVIRQ..CNTHPIRQ. Can >>>> you please help here. >>>> >>>> As per the exynos5 public manual >>>> What is the difference between CPU_nCNTHPIRQ[0] and CNTHPIRQ. >> >> I'm not sure if this is really what I think it is, but looking at the >> manual, CPU_nCNTHPIRQ[0] and [1] SPI ports and CNTHPIRQ PPI port seem to >> be the same signals, with the difference that the first two are shared >> interrupts connected through the combiner, while the last one is a >> per-processor interrupt, directly connected to GIC PPI port, allowing >> each CPU to get its own CNTHPIRQ signal ([0] for CPU 0 and [1] for CPU 1). > > So while registering the IRQ which one has to be used Core0:26/33 Core1:26/54 ? Well, it depends on your driver. If it supports per-CPU interrupts then you use CNTHPIRQ PPI port, othwerise nCNTHPIRQ[0] and [1] SPI ports. Best regards, Tomasz ^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2014-01-24 13:46 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <CAPUj1OM=Zn2nd98aXRCRUJrLknkS0o44V1BfuJhz5i19w+M5Ow@mail.gmail.com>
2014-01-09 12:52 ` Arndale Timer Interrupt Question Bartlomiej Zolnierkiewicz
2014-01-10 16:57 ` Tomasz Figa
2014-01-23 6:10 ` Mj Embd
2014-01-24 13:46 ` Tomasz Figa
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox