public inbox for linux-scsi@vger.kernel.org
 help / color / mirror / Atom feed
From: Micah Anderson <micah@riseup.net>
To: Matt Domsch <Matt_Domsch@dell.com>
Cc: linux-scsi@vger.kernel.org
Subject: Re: Cannot get device recognized on a megaraid
Date: Mon, 24 Nov 2003 17:10:58 -0600	[thread overview]
Message-ID: <20031124231058.GV4399@riseup.net> (raw)
In-Reply-To: <20031124143439.A18646@lists.us.dell.com>

[-- Attachment #1: Type: text/plain, Size: 859 bytes --]

On Mon, 24 Nov 2003, Matt Domsch wrote:

> > I've been fighting a megaraid card with one device, just trying to get
> > it recognized. The card has the latest bios, the drive is in a RAID 0
> > container.
> 
> What kernel and version of the megaraid driver are you using?

Linux kernel 2.4.22, megaraid driver that is included in that
kernel... I looked around in the kernel source, but I could not find a
version number anywhere.

> What is the card type please?  What does lspci -vv and lspci -vvn
> show for it?

I need to look up what the card type is, but until then...

I am attaching to this email two files, the first is lspci -vv output
and the second is lspci -vvn output.

> 
> >  megaraid: no BIOS enabled.
> 
> That's fine, as long as you're not booting from it.

Nope, not booting.

> 
> With the above information, we can help.

Thanks!

Micah

[-- Attachment #2: lspci-vv --]
[-- Type: text/plain, Size: 6366 bytes --]

Script started on Sun Nov 23 22:05:30 2003
\r^[[0m^[[27m^[[24m^[[Jraven% ^[[K\a\al\blspci -vv
00:00.0 Host bridge: Intel Corp. 440GX - 82443GX Host bridge
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort+ >SERR- <PERR-
	Latency: 64
	Region 0: Memory at f4000000 (32-bit, prefetchable) [size=64M]
	Capabilities: <available only to root>

00:01.0 PCI bridge: Intel Corp. 440GX - 82443GX AGP bridge (prog-if 00 [Normal decode])
	Control: I/O+ Mem+ BusMaster+ SpecCycle+ MemWINV+ VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz+ UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Bus: primary=00, secondary=01, subordinate=01, sec-latency=64
	BridgeCtl: Parity- SERR- NoISA+ VGA- MAbort- >Reset- FastB2B+

00:07.0 ISA bridge: Intel Corp. 82371AB PIIX4 ISA (rev 02)
	Control: I/O+ Mem+ BusMaster+ SpecCycle+ MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 0

00:07.1 IDE interface: Intel Corp. 82371AB PIIX4 IDE (rev 01) (prog-if 80 [Master])
	Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Region 4: I/O ports at fcd0 [size=16]

00:07.2 USB Controller: Intel Corp. 82371AB PIIX4 USB (rev 01) (prog-if 00 [UHCI])
	Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Interrupt: pin D routed to IRQ 19
	Region 4: I/O ports at fce0 [size=32]

00:07.3 Bridge: Intel Corp. 82371AB PIIX4 ACPI (rev 02)
	Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Interrupt: pin ? routed to IRQ 9

00:08.0 SCSI storage controller: Adaptec AIC-7880U (rev 01)
	Subsystem: Adaptec AIC-7880P Ultra/Ultra Wide SCSI Chipset
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64 (2000ns min, 2000ns max), cache line size 08
	Interrupt: pin A routed to IRQ 16
	Region 0: I/O ports at f800 [disabled] [size=256]
	Region 1: Memory at fedff000 (32-bit, non-prefetchable) [size=4K]
	Expansion ROM at <unassigned> [disabled] [size=64K]
	Capabilities: <available only to root>

00:10.0 VGA compatible controller: Silicon Integrated Systems [SiS] 86C326 (rev 0b) (prog-if 00 [VGA])
	Subsystem: Palit Microsystems Inc. SiS6326 GUI Accelerator
	Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz+ UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Interrupt: pin A routed to IRQ 17
	Region 0: Memory at fe000000 (32-bit, prefetchable) [size=8M]
	Region 1: Memory at fede0000 (32-bit, non-prefetchable) [size=64K]
	Region 2: I/O ports at fc00 [size=128]
	Expansion ROM at <unassigned> [disabled] [size=64K]
	Capabilities: <available only to root>

00:11.0 RAID bus controller: CMD Technology Inc: Unknown device 0680 (rev 02)
	Subsystem: LSI Logic / Symbios Logic (formerly NCR): Unknown device 0524
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64, cache line size 08
	Interrupt: pin A routed to IRQ 18
	Region 0: I/O ports at fca8 [size=8]
	Region 1: I/O ports at fcb8 [size=4]
	Region 2: I/O ports at fcb0 [size=8]
	Region 3: I/O ports at fcbc [size=4]
	Region 4: I/O ports at fcc0 [size=16]
	Region 5: Memory at fedfec00 (32-bit, non-prefetchable) [size=256]
	Expansion ROM at <unassigned> [disabled] [size=512K]
	Capabilities: <available only to root>

00:13.0 PCI bridge: Digital Equipment Corporation DECchip 21152 (rev 03) (prog-if 00 [Normal decode])
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64, cache line size 08
	Bus: primary=00, secondary=02, subordinate=02, sec-latency=68
	I/O behind bridge: 0000e000-0000efff
	Memory behind bridge: fbf00000-fbffffff
	BridgeCtl: Parity- SERR- NoISA+ VGA- MAbort- >Reset- FastB2B-
	Capabilities: <available only to root>

02:04.0 SCSI storage controller: LSI Logic / Symbios Logic (formerly NCR) 53c875 (rev 26)
	Subsystem: LSI Logic / Symbios Logic (formerly NCR): Unknown device 1000
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr+ Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 72 (4250ns min, 16000ns max), cache line size 08
	Interrupt: pin A routed to IRQ 19
	Region 0: I/O ports at e800 [size=256]
	Region 1: Memory at fbfff800 (32-bit, non-prefetchable) [size=256]
	Region 2: Memory at fbffe000 (32-bit, non-prefetchable) [size=4K]
	Expansion ROM at <unassigned> [disabled] [size=256K]
	Capabilities: <available only to root>

02:05.0 Ethernet controller: Advanced Micro Devices [AMD] 79c970 [PCnet LANCE] (rev 36)
	Subsystem: Hewlett-Packard Company Ethernet with LAN remote power Adapter
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64 (6000ns min, 6000ns max)
	Interrupt: pin A routed to IRQ 16
	Region 0: I/O ports at ece0 [size=32]
	Region 1: Memory at fbfff400 (32-bit, non-prefetchable) [size=32]
	Expansion ROM at <unassigned> [disabled] [size=1M]
	Capabilities: <available only to root>

\r^[[0m^[[27m^[[24m^[[Jraven% ^[[K

Script done on Sun Nov 23 22:05:37 2003

[-- Attachment #3: lspci-vvn --]
[-- Type: text/plain, Size: 5652 bytes --]

Script started on Sun Nov 23 22:05:45 2003
\r^[[0m^[[27m^[[24m^[[Jraven% ^[[Kl\blspci -vvn
00:00.0 Class 0600: 8086:71a0
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort+ >SERR- <PERR-
	Latency: 64
	Region 0: Memory at f4000000 (32-bit, prefetchable) [size=64M]
	Capabilities: <available only to root>

00:01.0 Class 0604: 8086:71a1
	Control: I/O+ Mem+ BusMaster+ SpecCycle+ MemWINV+ VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz+ UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Bus: primary=00, secondary=01, subordinate=01, sec-latency=64
	BridgeCtl: Parity- SERR- NoISA+ VGA- MAbort- >Reset- FastB2B+

00:07.0 Class 0601: 8086:7110 (rev 02)
	Control: I/O+ Mem+ BusMaster+ SpecCycle+ MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 0

00:07.1 Class 0101: 8086:7111 (rev 01) (prog-if 80 [Master])
	Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Region 4: I/O ports at fcd0 [size=16]

00:07.2 Class 0c03: 8086:7112 (rev 01)
	Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64
	Interrupt: pin D routed to IRQ 19
	Region 4: I/O ports at fce0 [size=32]

00:07.3 Class 0680: 8086:7113 (rev 02)
	Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Interrupt: pin ? routed to IRQ 9

00:08.0 Class 0100: 9004:8078 (rev 01)
	Subsystem: 9004:7880
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64 (2000ns min, 2000ns max), cache line size 08
	Interrupt: pin A routed to IRQ 16
	Region 0: I/O ports at f800 [disabled] [size=256]
	Region 1: Memory at fedff000 (32-bit, non-prefetchable) [size=4K]
	Expansion ROM at <unassigned> [disabled] [size=64K]
	Capabilities: <available only to root>

00:10.0 Class 0300: 1039:6326 (rev 0b)
	Subsystem: 1569:6326
	Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz+ UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Interrupt: pin A routed to IRQ 17
	Region 0: Memory at fe000000 (32-bit, prefetchable) [size=8M]
	Region 1: Memory at fede0000 (32-bit, non-prefetchable) [size=64K]
	Region 2: I/O ports at fc00 [size=128]
	Expansion ROM at <unassigned> [disabled] [size=64K]
	Capabilities: <available only to root>

00:11.0 Class 0104: 1095:0680 (rev 02)
	Subsystem: 1000:0524
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64, cache line size 08
	Interrupt: pin A routed to IRQ 18
	Region 0: I/O ports at fca8 [size=8]
	Region 1: I/O ports at fcb8 [size=4]
	Region 2: I/O ports at fcb0 [size=8]
	Region 3: I/O ports at fcbc [size=4]
	Region 4: I/O ports at fcc0 [size=16]
	Region 5: Memory at fedfec00 (32-bit, non-prefetchable) [size=256]
	Expansion ROM at <unassigned> [disabled] [size=512K]
	Capabilities: <available only to root>

00:13.0 Class 0604: 1011:0024 (rev 03)
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64, cache line size 08
	Bus: primary=00, secondary=02, subordinate=02, sec-latency=68
	I/O behind bridge: 0000e000-0000efff
	Memory behind bridge: fbf00000-fbffffff
	BridgeCtl: Parity- SERR- NoISA+ VGA- MAbort- >Reset- FastB2B-
	Capabilities: <available only to root>

02:04.0 Class 0100: 1000:000f (rev 26)
	Subsystem: 1000:1000
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr+ Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 72 (4250ns min, 16000ns max), cache line size 08
	Interrupt: pin A routed to IRQ 19
	Region 0: I/O ports at e800 [size=256]
	Region 1: Memory at fbfff800 (32-bit, non-prefetchable) [size=256]
	Region 2: Memory at fbffe000 (32-bit, non-prefetchable) [size=4K]
	Expansion ROM at <unassigned> [disabled] [size=256K]
	Capabilities: <available only to root>

02:05.0 Class 0200: 1022:2000 (rev 36)
	Subsystem: 103c:106e
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 64 (6000ns min, 6000ns max)
	Interrupt: pin A routed to IRQ 16
	Region 0: I/O ports at ece0 [size=32]
	Region 1: Memory at fbfff400 (32-bit, non-prefetchable) [size=32]
	Expansion ROM at <unassigned> [disabled] [size=1M]
	Capabilities: <available only to root>

\r^[[0m^[[27m^[[24m^[[Jraven% ^[[K

Script done on Sun Nov 23 22:05:52 2003

  reply	other threads:[~2003-11-24 23:11 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2003-11-24 16:30 Cannot get device recognized on a megaraid Micah Anderson
2003-11-24 20:34 ` Matt Domsch
2003-11-24 23:10   ` Micah Anderson [this message]
  -- strict thread matches above, loose matches on Subject: below --
2003-11-24 23:00 Mukker, Atul
2003-11-24 23:21 Matt_Domsch
2003-11-25  0:58 ` Micah Anderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20031124231058.GV4399@riseup.net \
    --to=micah@riseup.net \
    --cc=Matt_Domsch@dell.com \
    --cc=linux-scsi@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox