From: Conor Dooley <conor@kernel.org>
To: Junhui Liu <junhui.liu@pigmoral.tech>
Cc: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Alexandre Ghiti <alex@ghiti.fr>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Thomas Gleixner <tglx@linutronix.de>,
Samuel Holland <samuel.holland@sifive.com>,
Anup Patel <anup@brainfault.org>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Jiri Slaby <jirislaby@kernel.org>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Palmer Dabbelt <palmer@sifive.com>,
linux-riscv@lists.infradead.org, linux-serial@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: Re: [PATCH v2 00/11] riscv: Add initial support for Anlogic DR1V90
Date: Thu, 25 Sep 2025 18:22:41 +0100 [thread overview]
Message-ID: <20250925-chowtime-stove-4078dc1af2b0@spud> (raw)
In-Reply-To: <20250922-dr1v90-basic-dt-v2-0-64d28500cb37@pigmoral.tech>
[-- Attachment #1: Type: text/plain, Size: 1475 bytes --]
On Mon, Sep 22, 2025 at 08:46:30PM +0800, Junhui Liu wrote:
> This patch series introduces initial support for the Anlogic DR1V90 SoC
> [1] and the Milianke MLKPAI-FS01 [2] board.
It's a bit late for v6.18 content, since the merge window likely opens
on Monday, but how do you intend getting the series into mainline?
There is a document https://docs.kernel.org/process/maintainer-soc.html
containing information about how the platform maintenance process works.
Arnd has suggested that the best way to get a platform initially added
is to send the whole patchset, rather than a PR - it leaves you with
fewer things to deal with at once. This patchset should be sent to
soc@kernel.org, with a note saying that it is ready for inclusion in
your cover letter.
Ideally, the initial patchset for an SoC should contain clock (and
pinctrl) support, rather than use fake fixed-clocks, but you have none of
those in your base dts so I have no objections. fixed-clocks can become
a problem if the dts is imported into U-Boot via OF_UPSTREAM or
elsewhere, since it can cause regressions for them. I would highly
suggest that upstreaming the clock/reset controller is the next step
that you take, because other peripherals are going to need clocks.
Please let me know if you have any questions - either by email (and it
can be off-list if needed if it relates to platform maintenance
questions) or on irc (I'm conchuod on libera.chat).
Cheers,
Conor.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2025-09-25 17:22 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-22 12:46 [PATCH v2 00/11] riscv: Add initial support for Anlogic DR1V90 Junhui Liu
2025-09-22 12:46 ` [PATCH v2 01/11] dt-bindings: vendor-prefixes: Add Anlogic, Milianke and Nuclei Junhui Liu
2025-09-22 12:46 ` [PATCH v2 02/11] dt-bindings: riscv: Add Nuclei UX900 compatibles Junhui Liu
2025-09-23 19:03 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 03/11] dt-bindings: riscv: Add Anlogic DR1V90 Junhui Liu
2025-09-22 12:46 ` [PATCH v2 04/11] dt-bindings: timer: Add Anlogic DR1V90 CLINT Junhui Liu
2025-09-27 13:59 ` Qingfang Deng
2025-09-28 3:54 ` Junhui Liu
2025-09-22 12:46 ` [PATCH v2 05/11] dt-bindings: interrupt-controller: Add Anlogic DR1V90 PLIC Junhui Liu
2025-09-23 19:06 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 06/11] dt-bindings: serial: snps-dw-apb-uart: Add Anlogic DR1V90 uart Junhui Liu
2025-09-22 12:46 ` [PATCH v2 07/11] riscv: Add Anlogic SoC famly Kconfig support Junhui Liu
2025-09-23 19:06 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 08/11] riscv: dts: Add initial Anlogic DR1V90 SoC device tree Junhui Liu
2025-09-23 19:08 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 09/11] riscv: dts: anlogic: Add Milianke MLKPAI FS01 board Junhui Liu
2025-09-23 19:08 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 10/11] riscv: defconfig: Enable Anlogic SoC Junhui Liu
2025-09-23 19:08 ` Conor Dooley
2025-09-22 12:46 ` [PATCH v2 11/11] MAINTAINERS: Setup support for Anlogic DR1V90 SoC tree Junhui Liu
2025-09-23 19:09 ` Conor Dooley
2025-09-25 3:06 ` [PATCH v2 00/11] riscv: Add initial support for Anlogic DR1V90 fushan.zeng
2025-09-25 3:49 ` Troy Mitchell
2025-09-25 3:49 ` Krzysztof Kozlowski
2025-09-25 17:09 ` Conor Dooley
2025-09-26 14:38 ` fushan.zeng
2025-09-25 17:22 ` Conor Dooley [this message]
2025-09-29 18:46 ` Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250925-chowtime-stove-4078dc1af2b0@spud \
--to=conor@kernel.org \
--cc=alex@ghiti.fr \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=jirislaby@kernel.org \
--cc=junhui.liu@pigmoral.tech \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-serial@vger.kernel.org \
--cc=palmer@dabbelt.com \
--cc=palmer@sifive.com \
--cc=paul.walmsley@sifive.com \
--cc=robh@kernel.org \
--cc=samuel.holland@sifive.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox