From: Conor Dooley <conor@kernel.org>
To: Samuel Holland <samuel@sholland.org>,
Chen-Yu Tsai <wens@csie.org>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
linux-sunxi@lists.linux.dev, Palmer Dabbelt <palmer@dabbelt.com>,
linux-riscv@lists.infradead.org
Cc: Jisheng Zhang <jszhang@kernel.org>,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Heiko Stuebner <heiko@sntech.de>,
linux-arm-kernel@lists.infradead.org,
Andre Przywara <andre.przywara@arm.com>,
Palmer Dabbelt <palmer@rivosinc.com>, Guo Ren <guoren@kernel.org>
Subject: Re: [PATCH v3 11/12] riscv: Add the Allwinner SoC family Kconfig option
Date: Thu, 08 Dec 2022 10:10:49 +0100 [thread overview]
Message-ID: <3480FA50-B88E-4BD9-8E9F-27F231C2BAC6@kernel.org> (raw)
In-Reply-To: <20221208090237.20572-12-samuel@sholland.org>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
On 8 December 2022 10:02:36 GMT+01:00, Samuel Holland <samuel@sholland.org> wrote:
>Allwinner manufactures the sunxi family of application processors. This
>includes the "sun8i" series of ARMv7 SoCs, the "sun50i" series of ARMv8
>SoCs, and now the "sun20i" series of 64-bit RISC-V SoCs.
>
>The first SoC in the sun20i series is D1, containing a single T-HEAD
>C906 core. D1s is a low-pin-count variant of D1 with co-packaged DRAM.
>
>Most peripherals are shared across the entire chip family. In fact, the
>ARMv7 T113 SoC is pin-compatible and almost entirely register-compatible
>with the D1s.
>
>This means many existing device drivers can be reused. To facilitate
>this reuse, name the symbol ARCH_SUNXI, since that is what the existing
>drivers have as their dependency.
>
>Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
>Reviewed-by: Guo Ren <guoren@kernel.org>
>Reviewed-by: Heiko Stuebner <heiko@sntech.de>
>Tested-by: Heiko Stuebner <heiko@sntech.de>
>Signed-off-by: Samuel Holland <samuel@sholland.org>
>---
>
>Changes in v3:
> - ARCH_SUNXI depends on MMU && !XIP_KERNEL
>
>Changes in v2:
> - Sort Kconfig as if we had done s/SOC_/ARCH_/ for future-proofing
>
> arch/riscv/Kconfig.socs | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
>diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
>index 69774bb362d6..f655dea86d69 100644
>--- a/arch/riscv/Kconfig.socs
>+++ b/arch/riscv/Kconfig.socs
>@@ -26,6 +26,16 @@ config SOC_STARFIVE
> help
> This enables support for StarFive SoC platform hardware.
>
>+config ARCH_SUNXI
>+ bool "Allwinner sun20i SoCs"
>+ depends on MMU && !XIP_KERNEL
>+ select ERRATA_THEAD
>+ select SIFIVE_PLIC
>+ select SUN4I_TIMER
>+ help
>+ This enables support for Allwinner sun20i platform hardware,
>+ including boards based on the D1 and D1s SoCs.
>+
> config SOC_VIRT
> bool "QEMU Virt Machine"
> select CLINT_TIMER if RISCV_M_MODE
next prev parent reply other threads:[~2022-12-08 9:11 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-08 9:02 [PATCH v3 00/12] riscv: Allwinner D1/D1s platform support Samuel Holland
2022-12-08 9:02 ` [PATCH v3 01/12] MAINTAINERS: Match the sun20i family of Allwinner SoCs Samuel Holland
2022-12-08 9:02 ` [PATCH v3 02/12] dt-bindings: vendor-prefixes: Add Allwinner D1/D1s board vendors Samuel Holland
2022-12-08 9:02 ` [PATCH v3 03/12] dt-bindings: riscv: Add Allwinner D1/D1s board compatibles Samuel Holland
2022-12-08 9:02 ` [PATCH v3 04/12] riscv: dts: allwinner: Add the D1/D1s SoC devicetree Samuel Holland
2022-12-19 10:57 ` Heiko Stübner
2022-12-08 9:02 ` [PATCH v3 05/12] riscv: dts: allwinner: Add MangoPi MQ devicetree Samuel Holland
2022-12-08 9:02 ` [PATCH v3 06/12] riscv: dts: allwinner: Add Allwinner D1 Nezha devicetree Samuel Holland
2022-12-08 9:02 ` [PATCH v3 07/12] riscv: dts: allwinner: Add Sipeed Lichee RV devicetrees Samuel Holland
2022-12-08 9:02 ` [PATCH v3 08/12] riscv: dts: allwinner: Add MangoPi MQ Pro devicetree Samuel Holland
2022-12-08 9:02 ` [PATCH v3 09/12] riscv: dts: allwinner: Add Dongshan Nezha STU devicetree Samuel Holland
2022-12-08 9:02 ` [PATCH v3 10/12] riscv: dts: allwinner: Add ClockworkPi and DevTerm devicetrees Samuel Holland
2022-12-08 9:02 ` [PATCH v3 11/12] riscv: Add the Allwinner SoC family Kconfig option Samuel Holland
2022-12-08 9:10 ` Conor Dooley [this message]
2022-12-08 9:02 ` [PATCH v3 12/12] riscv: defconfig: Enable the Allwinner D1 platform and drivers Samuel Holland
2022-12-08 9:09 ` Conor Dooley
2022-12-19 10:55 ` Heiko Stübner
2022-12-17 17:43 ` [PATCH v3 00/12] riscv: Allwinner D1/D1s platform support Conor Dooley
2022-12-19 9:43 ` Icenowy Zheng
2022-12-19 17:00 ` Conor Dooley
2022-12-19 11:13 ` Heiko Stübner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3480FA50-B88E-4BD9-8E9F-27F231C2BAC6@kernel.org \
--to=conor@kernel.org \
--cc=andre.przywara@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=guoren@kernel.org \
--cc=heiko@sntech.de \
--cc=jernej.skrabec@gmail.com \
--cc=jszhang@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=palmer@dabbelt.com \
--cc=palmer@rivosinc.com \
--cc=robh+dt@kernel.org \
--cc=samuel@sholland.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox