From: Manikanta Maddireddy <mmaddireddy@nvidia.com>
To: <vkoul@kernel.org>, <kishon@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <thierry.reding@gmail.com>,
<jonathanh@nvidia.com>, <vidyas@nvidia.com>
Cc: <linux-phy@lists.infradead.org>, <devicetree@vger.kernel.org>,
<linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-pci@vger.kernel.org>, <bhelgaas@google.com>,
<lpieralisi@kernel.org>, <nkristam@nvidia.com>,
Manikanta Maddireddy <mmaddireddy@nvidia.com>
Subject: [PATCH 2/3] arm64: tegra: Add uphy lane number and intr in p2u nodes
Date: Thu, 24 Nov 2022 14:05:09 +0530 [thread overview]
Message-ID: <20221124083510.3008139-3-mmaddireddy@nvidia.com> (raw)
In-Reply-To: <20221124083510.3008139-1-mmaddireddy@nvidia.com>
UPHY lane number is required to exchange lane margin data between P2U
and UPHY. Add uphy lane number in p2u device tree nodes.
Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
---
arch/arm64/boot/dts/nvidia/tegra234.dtsi | 120 +++++++++++++++++++++++
1 file changed, 120 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
index eaf05ee9acd1..ec8a28a9d380 100644
--- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
@@ -1109,6 +1109,11 @@ p2u_hsio_0: phy@3e00000 {
reg = <0x03e00000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 336 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 0>;
+
#phy-cells = <0>;
};
@@ -1117,6 +1122,11 @@ p2u_hsio_1: phy@3e10000 {
reg = <0x03e10000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 337 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 1>;
+
#phy-cells = <0>;
};
@@ -1125,6 +1135,11 @@ p2u_hsio_2: phy@3e20000 {
reg = <0x03e20000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 338 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 2>;
+
#phy-cells = <0>;
};
@@ -1133,6 +1148,11 @@ p2u_hsio_3: phy@3e30000 {
reg = <0x03e30000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 339 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 3>;
+
#phy-cells = <0>;
};
@@ -1141,6 +1161,11 @@ p2u_hsio_4: phy@3e40000 {
reg = <0x03e40000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 340 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 4>;
+
#phy-cells = <0>;
};
@@ -1149,6 +1174,11 @@ p2u_hsio_5: phy@3e50000 {
reg = <0x03e50000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 341 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 5>;
+
#phy-cells = <0>;
};
@@ -1157,6 +1187,11 @@ p2u_hsio_6: phy@3e60000 {
reg = <0x03e60000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 342 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 6>;
+
#phy-cells = <0>;
};
@@ -1165,6 +1200,11 @@ p2u_hsio_7: phy@3e70000 {
reg = <0x03e70000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 343 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 7>;
+
#phy-cells = <0>;
};
@@ -1173,6 +1213,11 @@ p2u_nvhs_0: phy@3e90000 {
reg = <0x03e90000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 344 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 8>;
+
#phy-cells = <0>;
};
@@ -1181,6 +1226,11 @@ p2u_nvhs_1: phy@3ea0000 {
reg = <0x03ea0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 345 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 9>;
+
#phy-cells = <0>;
};
@@ -1189,6 +1239,11 @@ p2u_nvhs_2: phy@3eb0000 {
reg = <0x03eb0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 346 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 10>;
+
#phy-cells = <0>;
};
@@ -1197,6 +1252,11 @@ p2u_nvhs_3: phy@3ec0000 {
reg = <0x03ec0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 347 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 11>;
+
#phy-cells = <0>;
};
@@ -1205,6 +1265,11 @@ p2u_nvhs_4: phy@3ed0000 {
reg = <0x03ed0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 348 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 12>;
+
#phy-cells = <0>;
};
@@ -1213,6 +1278,11 @@ p2u_nvhs_5: phy@3ee0000 {
reg = <0x03ee0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 349 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 13>;
+
#phy-cells = <0>;
};
@@ -1221,6 +1291,11 @@ p2u_nvhs_6: phy@3ef0000 {
reg = <0x03ef0000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 350 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 14>;
+
#phy-cells = <0>;
};
@@ -1229,6 +1304,11 @@ p2u_nvhs_7: phy@3f00000 {
reg = <0x03f00000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 351 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 15>;
+
#phy-cells = <0>;
};
@@ -1237,6 +1317,11 @@ p2u_gbe_0: phy@3f20000 {
reg = <0x03f20000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 203 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 16>;
+
#phy-cells = <0>;
};
@@ -1245,6 +1330,11 @@ p2u_gbe_1: phy@3f30000 {
reg = <0x03f30000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 220 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 17>;
+
#phy-cells = <0>;
};
@@ -1253,6 +1343,11 @@ p2u_gbe_2: phy@3f40000 {
reg = <0x03f40000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 221 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 18>;
+
#phy-cells = <0>;
};
@@ -1261,6 +1356,11 @@ p2u_gbe_3: phy@3f50000 {
reg = <0x03f50000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 222 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 19>;
+
#phy-cells = <0>;
};
@@ -1269,6 +1369,11 @@ p2u_gbe_4: phy@3f60000 {
reg = <0x03f60000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 108 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 20>;
+
#phy-cells = <0>;
};
@@ -1277,6 +1382,11 @@ p2u_gbe_5: phy@3f70000 {
reg = <0x03f70000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 109 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 21>;
+
#phy-cells = <0>;
};
@@ -1285,6 +1395,11 @@ p2u_gbe_6: phy@3f80000 {
reg = <0x03f80000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 110 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 22>;
+
#phy-cells = <0>;
};
@@ -1293,6 +1408,11 @@ p2u_gbe_7: phy@3f90000 {
reg = <0x03f90000 0x10000>;
reg-names = "ctl";
+ interrupts = <0 111 0x04>;
+ interrupt-names = "intr";
+
+ nvidia,bpmp = <&bpmp 23>;
+
#phy-cells = <0>;
};
--
2.25.1
next prev parent reply other threads:[~2022-11-24 8:36 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-24 8:35 [IP REVIEW PATCH 0/3] Add support for Lane Margining at Receiver Manikanta Maddireddy
2022-11-24 8:35 ` [PATCH 1/3] dt-bindings: PHY: P2U: Add PCIe lane margining support Manikanta Maddireddy
2022-11-24 8:45 ` Krzysztof Kozlowski
2022-11-30 15:11 ` Manikanta Maddireddy
2022-11-30 15:15 ` Krzysztof Kozlowski
2022-11-30 16:13 ` Manikanta Maddireddy
2022-11-24 8:35 ` Manikanta Maddireddy [this message]
2022-12-01 9:44 ` [PATCH 2/3] arm64: tegra: Add uphy lane number and intr in p2u nodes Jon Hunter
2022-12-02 5:14 ` Manikanta Maddireddy
2022-11-24 8:35 ` [PATCH 3/3] phy: tegra: Add lane margin support Manikanta Maddireddy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221124083510.3008139-3-mmaddireddy@nvidia.com \
--to=mmaddireddy@nvidia.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=jonathanh@nvidia.com \
--cc=kishon@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-tegra@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=nkristam@nvidia.com \
--cc=thierry.reding@gmail.com \
--cc=vidyas@nvidia.com \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox